Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD7457 Datenblatt(PDF) 11 Page - Analog Devices

Teilenummer AD7457
Bauteilbeschribung  Low Power, Pseudo Differential, 100 kSPS
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7457 Datenblatt(HTML) 11 Page - Analog Devices

Back Button AD7457_05 Datasheet HTML 7Page - Analog Devices AD7457_05 Datasheet HTML 8Page - Analog Devices AD7457_05 Datasheet HTML 9Page - Analog Devices AD7457_05 Datasheet HTML 10Page - Analog Devices AD7457_05 Datasheet HTML 11Page - Analog Devices AD7457_05 Datasheet HTML 12Page - Analog Devices AD7457_05 Datasheet HTML 13Page - Analog Devices AD7457_05 Datasheet HTML 14Page - Analog Devices AD7457_05 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
AD7457
Rev. A | Page 11 of 20
THEORY OF OPERATION
CIRCUIT INFORMATION
The AD7457 is a 12-bit, low power, single supply, successive
approximation analog-to-digital converter (ADC) with a
pseudo differential analog input. It operates with a single 2.7 V
to 5.25 V power supply and is capable of throughput rates up to
100 kSPS. It requires an external reference to be applied to the
VREF pin.
The AD7457 has an on-chip differential track-and-hold
amplifier, a successive approximation (SAR) ADC, and a serial
interface housed in an 8-lead SOT-23 package. The serial clock
input accesses data from the part and provides the clock source
for the successive approximation ADC. The AD7457 automati-
cally powers down after conversion, resulting in low power
consumption.
CONVERTER OPERATION
The AD7457 is a successive approximation ADC based around
two capacitive DACs. Figure 14 and Figure 15 show simplified
schematics of the ADC in the acquisition phase and the conver-
sion phase, respectively. The ADC is comprised of control logic,
a SAR, and two capacitive DACs. In Figure 14 (acquisition
phase), SW3 is closed, SW1 and SW2 are in Position A, the
comparator is held in a balanced condition, and the sampling
capacitor arrays acquire the differential signal on the input.
VIN+
VIN–
A
B
SW1
SW3
COMPARATOR
CONTROL
LOGIC
CAPACITIVE
DAC
CAPACITIVE
DAC
CS
CS
VREF
SW2
B
A
Figure 14. ADC Acquisition Phase
When the ADC starts a conversion (Figure 15), SW3 opens, and
SW1 and SW2 move to Position B, causing the comparator to
become unbalanced. Both inputs are disconnected once the
conversion begins. The control logic and the charge redistribu-
tion DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator
back into a balanced condition. When the comparator is rebal-
anced, the conversion is complete. The control logic generates
the ADC’s output code. The output impedances of the sources
driving the VIN+ and the VIN– pins must be matched; otherwise
the two inputs have different settling times, resulting in errors.
VIN+
VIN–
A
B
SW1
SW3
COMPARATOR
CONTROL
LOGIC
CAPACITIVE
DAC
CAPACITIVE
DAC
CS
CS
VREF
SW2
B
A
Figure 15. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding for the AD7457 is straight (natural) binary.
The designed code transitions occur at successive LSB values
(1 LSB, 2 LSB, and so on). The LSB size is VREF/4096. The ideal
transfer characteristics of the AD7457 are shown in Figure 16.
000...00
0V
ANALOG INPUT
111...11
000...01
111...00
011...11
1LSB
VREF –1LSB
1LSB = VREF/4096
111...10
000...10
Figure 16. Ideal Transfer Characteristics
TYPICAL CONNECTION DIAGRAM
Figure 17 shows a typical connection diagram for the AD7457.
In this setup, the GND pin is connected to the analog ground
plane of the system. The VREF pin is connected to the AD780,
a 2.5 V decoupled reference source. The signal source is
connected to the VIN+ analog input via a unity gain buffer. A
dc voltage is connected to the VIN– pin to provide a pseudo
ground for the VIN+ input. The VDD pin should be decoupled to
AGND with a 10 µF tantalum capacitor in parallel with a 0.1 µF
ceramic capacitor. The reference pin should be decoupled to
AGND with a capacitor of at least 0.33 µF. The conversion result
is output in a 16-bit word with four leading zeros followed by
the MSB of the 12-bit result.


Ähnliche Teilenummer - AD7457_05

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7457BRT AD-AD7457BRT Datasheet
491Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. A
AD7457BRT-R2 AD-AD7457BRT-R2 Datasheet
509Kb / 20P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. 0
AD7457BRT-R2 AD-AD7457BRT-R2 Datasheet
491Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. A
AD7457BRT-R2 AD-AD7457BRT-R2 Datasheet
343Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD7457BRT-REEL7 AD-AD7457BRT-REEL7 Datasheet
509Kb / 20P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. 0
More results

Ähnliche Beschreibung - AD7457_05

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7457 AD-AD7457_17 Datasheet
343Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD7457 AD-AD7457_15 Datasheet
524Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. A
logo
Texas Instruments
ADC141S628-Q1 TI1-ADC141S628-Q1 Datasheet
992Kb / 29P
[Old version datasheet]   14-Bit, 200-kSPS, Pseudo-Differential, Micro-Power ADC
logo
Analog Devices
AD7457BRT AD-AD7457BRT Datasheet
491Kb / 21P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. A
AD7457 AD-AD7457 Datasheet
509Kb / 20P
   Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. 0
AD7942 AD-AD7942_15 Datasheet
383Kb / 24P
   14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/LFCSP
REV. C
AD7942 AD-AD7942 Datasheet
555Kb / 24P
   14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN
REV. B
AD7675 AD-AD7675 Datasheet
399Kb / 20P
   16-Bit, 100 kSPS, Differential ADC
REV. 0
AD7675 AD-AD7675_17 Datasheet
342Kb / 21P
   16-Bit, 100 kSPS Differential ADC
AD7453 AD-AD7453_17 Datasheet
424Kb / 21P
   Pseudo Differential, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com