Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SN74SSQEC32882 Datenblatt(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
Teilenummer SN74SSQEC32882
Bauteilbeschribung  28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SN74SSQEC32882 Datenblatt(HTML) 1 Page - Texas Instruments

  SN74SSQEC32882 Datasheet HTML 1Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 2Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 3Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 4Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 5Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 6Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 7Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 8Page - Texas Instruments SN74SSQEC32882 Datasheet HTML 9Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 1 / 9 page
background image
SN74SSQEC32882
www.ti.com
SCAS920-PUB
– NOVEMBER 2011
28-Bit to 56-Bit Registered Buffer With Address Parity Test
One Pair to Four Pair Differential Clock PLL Driver
Check for Samples: SN74SSQEC32882
1
FEATURES
(CS-Gated) Data Inputs
Configurable Driver Strength
JEDEC SSTE32882
Uses Internal Feedback Loop
1-to-2 Register Outputs and 1-to-4 Clock Pair
Outputs Support Stacked DDR3 RDIMMs
Optimized Power Consumption
CKE Powerdown Mode for Optimized System
APPLICATIONS
Power Consumption
1.5V/1.35V/1.25V Phase Lock Loop Clock
DDR3 Registered DIMMs up to DDR3-1866
Driver for Buffering One Differential Clock Pair
DDR3L Registered DIMMs up to DDR3L-1600
(CK and CK) and Distributing to Four
DDR3U Registered DIMMs up to DDR3U-1333
Differential Outputs
Single-, Dual- and Quad-Rank RDIMM
1.5V/1.35V/1.25V CMOS Inputs
Checks Parity on Command and Address
DESCRIPTION
This 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3
registered DIMMs with VDD of 1.5 V, on DDR3L registered DIMMs with VDD of 1.35 V and on DDR3U registered
DIMMs with VDD of 1.25 V.
All inputs are 1.5 V, 1.35V and 1.25 V CMOS compatible. All outputs are CMOS drivers optimized to drive DRAM
signals on terminated traces in DDR3 RDIMM applications. The clock outputs Yn and Yn and control net outputs
DxCKEn, DxCSn and DxODTn can be driven with a different strength and skew to optimize signal integrity,
compensate for different loading and equalize signal travel speed.
The SN74SSQEC32882 has two basic modes of operation associated with the Quad Chip Select Enable
(QCSEN) input. When the QCSEN input pin is open (or pulled high), the component has two chip select inputs,
DCS0 and DCS1, and two copies of each chip select output, QACS0, QACS1, QBCS0 and QBCS1. This is the
"QuadCS disabled" mode. When the QCSEN input pin is pulled low, the component has four chip select inputs
DCS[3:0], and four chip select outputs, QCS[3:0]. This is the
"QuadCS enabled" mode. Through the remainder of
this specification, DCS[n:0] will indicate all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for
QuadCS enabled. QxCS[n:0] will indicate all of the chip select outputs.
The device also supports a mode where a single device can be mounted on the back side of a DIMM. If
MIRROR=HIGH, Input Bus Termination (IBT) has to stay enabled for all input signals in this case.
The SN74SSQEC32882 operates from a differential clock (CK and CK). Data are registered at the crossing of
CK going HIGH, and CK going LOW. This data could be either re-driven to the outputs or it could be used to
access device internal control registers.
The input bus data integrity is protected by a parity function. All address and command input signals are added
up and the last bit of the sum is compared to the parity signal delivered by the system at the input PAR_IN one
clock cycle later. If they do not match the device pulls the open drain output ERROUT LOW. The control signals
(DCKE0, DCKE1, DODT0, DODT1, DCS[n:0]) are not part of this computation.
The SN74SSQEC32882 implements different power saving mechanisms to reduce thermal power dissipation and
to support system power down states. By disabling unused outputs the power consumption is further reduced.
The package is optimized to support high density DIMMs. By aligning input and output positions towards DIMM
finger signal ordering and SDRAM ballout the device de-scrambles the DIMM traces allowing low cross talk
design with low interconnect latency.
Edge controlled outputs reduce ringing and improve signal eye opening at the SDRAM inputs.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright
© 2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


Ähnliche Teilenummer - SN74SSQEC32882

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74SSQE32882 TI-SN74SSQE32882 Datasheet
336Kb / 8P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQE32882 TI-SN74SSQE32882 Datasheet
433Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQE32882 TI-SN74SSQE32882 Datasheet
433Kb / 10P
[Old version datasheet]   28-BIT RIGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQE32882 TI1-SN74SSQE32882 Datasheet
744Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQE32882ZALR TI-SN74SSQE32882ZALR Datasheet
336Kb / 8P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
More results

Ähnliche Beschreibung - SN74SSQEC32882

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74SSQE32882 TI-SN74SSQE32882 Datasheet
336Kb / 8P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQEA32882 TI-SN74SSQEA32882 Datasheet
172Kb / 6P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQE32882 TI1-SN74SSQE32882_17 Datasheet
744Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQE32882 TI-SN74SSQE32882_1 Datasheet
433Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQEB32882 TI1-SN74SSQEB32882 Datasheet
489Kb / 9P
[Old version datasheet]   28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver
SN74SSTE32882 TI-SN74SSTE32882 Datasheet
274Kb / 7P
[Old version datasheet]   28-Bit to 56-Bit Registered Buffer With Address Parity Test and One Pair to Four Pair Differential Clock PLL Driver
SN74SSQE32882 TI-SN74SSQE32882_10 Datasheet
433Kb / 10P
[Old version datasheet]   28-BIT RIGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
74SSTUB32868A TI1-74SSTUB32868A Datasheet
770Kb / 25P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32868 TI1-74SSTUB32868_15 Datasheet
981Kb / 26P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32865AZJBR TI-74SSTUB32865AZJBR Datasheet
728Kb / 21P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com