Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SM34020AGBS40 Datenblatt(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Teilenummer SM34020AGBS40
Bauteilbeschribung  GRAPHICS SYSTEM PROCESSOR
Download  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SM34020AGBS40 Datenblatt(HTML) 11 Page - Texas Instruments

Back Button SM34020AGBS40 Datasheet HTML 7Page - Texas Instruments SM34020AGBS40 Datasheet HTML 8Page - Texas Instruments SM34020AGBS40 Datasheet HTML 9Page - Texas Instruments SM34020AGBS40 Datasheet HTML 10Page - Texas Instruments SM34020AGBS40 Datasheet HTML 11Page - Texas Instruments SM34020AGBS40 Datasheet HTML 12Page - Texas Instruments SM34020AGBS40 Datasheet HTML 13Page - Texas Instruments SM34020AGBS40 Datasheet HTML 14Page - Texas Instruments SM34020AGBS40 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 94 page
background image
SM34020A
GRAPHICS SYSTEM PROCESSOR
SGUS057 − FEBRUARY 2005
11
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
video timing and screen refresh (continued)
HCOUNT register is loaded from SETHCNT by an external HSYNC, VCOUNT is loaded from SETVCNT on an
external VSYNC, and an external CSYNC loads both HCOUNT and VCOUNT from SETHCNT and SETVCNT,
respectively.
The SM34020A directly supports VRAMs by generating the serial-data-register transfer cycles necessary to
refresh the display. The memory locations from which the display information is taken, as well as the number
of horizontal scan lines displayed between serial-data-register transfer cycles, are programmable.
The SM34020A supports various display resolutions and either interlaced or noninterlaced video. The
SM34020A can optionally be programmed to synchronize to externally generated sync signals so that images
created by the SM34020A can be superimposed upon images created externally. The external sync mode can
also be used to synchronize the video signals generated by two or more SM34020As in a multiple-SM34020A
graphics system.
CPU control registers
Five of the I/O registers (CONVDP, CONVMP, CONVSP, CONTROL, and PSIZE) provide CPU control to
configure the SM34020A for operation with specific characteristics. These characteristics include pitches for
pixel transfers, window checking mode, Boolean or arithmetic pixel processing operation, transparency mode,
PIXBLT direction control, and pixel size.
interrupt interface registers
Two dedicated I/O registers (INTENB and INTPEND) monitor and mask interrupt requests to the SM34020A,
including two externally generated interrupts and three internally generated interrupts. An internal interrupt
request can be generated on one of the following conditions.
D Window violation: an attempt has been made to write a pixel to a location inside or outside a specified
window boundary.
D Host interrupt: the host processor has set the interrupt request bit in the host control register.
D Display interrupt: a specified horizontal line in the frame has been displayed on the screen.
D Bus fault
D Single-step emulator
A nonmaskable interrupt occurs when the host processor sets a control bit in the host interface register (NMI
in HSTCTLH). The host-initiated interrupt is associated with a mode bit (NMIM in HSTCTLH) that enables and
disables saving of the processor state on the stack when the interrupt occurs. This is useful if the host wishes
to use the host interrupt before releasing the SM34020A to execute instructions (that is, before the stack pointer
is initialized). A dedicated terminal controls the SM34020A reset function.
memory controller/local-memory interface
The memory controller manages the SM34020A interface to the local memory and automatically performs the
bit alignment and masking necessary to access data located at arbitrary bit boundaries within memory. The
memory controller operates autonomously with respect to the CPU. It has a write queue one field (1 to 32 bits)
deep that permits it to complete those memory cycles necessary to insert a field into memory without delaying
the execution of subsequent instructions. Only when a second memory operation is required before completion
of the first operation is the SM34020A forced to defer execution of the subsequent instruction.
The SM34020A directly interfaces to standard DRAMs and in particular, to standard video RAMs (VRAMs) such
as the SMJ44C25x multiport VRAMs. The SM34020A memory interface consists of the local address/data bus
(LAD), the DRAM row/column address (RCA) bus, and associated control signals. The currently selected word
address (28 bits) and status (4 bits) are multiplexed with data on LAD. The RCA bus allows direct connection
to address/address multiplexed DRAMs from 64K to 16M. Refresh for DRAMs is supported by CAS-before-RAS
(CBR) refresh cycles.
Not Recommended for New Designs


Ähnliche Teilenummer - SM34020AGBS40

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SM34020AGBM32 TI-SM34020AGBM32 Datasheet
1Mb / 97P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SM34020AGBM32 TI1-SM34020AGBM32 Datasheet
1Mb / 98P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SM34020AGBM40 TI-SM34020AGBM40 Datasheet
1Mb / 97P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SM34020AGBM40 TI1-SM34020AGBM40 Datasheet
1Mb / 98P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
More results

Ähnliche Beschreibung - SM34020AGBS40

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SMJ34020A TI-SMJ34020A Datasheet
1Mb / 92P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SMJ34020A TI1-SMJ34020A_16 Datasheet
1Mb / 98P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
TMS34010FNL-40 TI1-TMS34010FNL-40 Datasheet
1Mb / 60P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SMJ34020A TI-SMJ34020A_06 Datasheet
1Mb / 97P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SM34020APCM40 TI-SM34020APCM40 Datasheet
1Mb / 89P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
TMS34010 TI-TMS34010 Datasheet
1Mb / 60P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
TMS34010FNL-50 TI-TMS34010FNL-50 Datasheet
1Mb / 60P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
logo
Sanyo Semicon Device
LC78711E SANYO-LC78711E Datasheet
781Kb / 43P
   Graphics Display Processor
logo
List of Unclassifed Man...
PICASO ETC2-PICASO Datasheet
8Mb / 24P
   Embedded Graphics Processor
DIABLO16 ETC2-DIABLO16 Datasheet
2Mb / 33P
   Embedded Graphics Processor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com