Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD1859JRS Datenblatt(PDF) 11 Page - Analog Devices

Teilenummer AD1859JRS
Bauteilbeschribung  Stereo, Single-Supply 18-Bit Integrated DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1859JRS Datenblatt(HTML) 11 Page - Analog Devices

Back Button AD1859JRS Datasheet HTML 7Page - Analog Devices AD1859JRS Datasheet HTML 8Page - Analog Devices AD1859JRS Datasheet HTML 9Page - Analog Devices AD1859JRS Datasheet HTML 10Page - Analog Devices AD1859JRS Datasheet HTML 11Page - Analog Devices AD1859JRS Datasheet HTML 12Page - Analog Devices AD1859JRS Datasheet HTML 13Page - Analog Devices AD1859JRS Datasheet HTML 14Page - Analog Devices AD1859JRS Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
AD1859
REV. A
–11–
AD1859 has been designed to minimize pops and clicks when
muting and unmuting the device. The AD1859 includes a zero
crossing detector which attempts to implement attenuation
changes on waveform zero crossings only. If a zero crossing is
not found within 1024 input sample periods (approximately
23 ms at 44.1 kHz), the attenuation change is made regardless.
Output Drive, Buffering and Loading
The AD1859 analog output stage is able to drive a 2 k
Ω load. If
lower impedance loads must be driven, an external buffer stage
such as the Analog Devices SSM2142 should be used. The
analog output is generally ac coupled with a 10
µF capacitor,
even if the optional de-emphasis circuit is not used, as shown in
Figure 17. It is possible to dc couple the AD1859 output into an
op amp stage using the CMOUT signal as a bias point.
On-Chip Voltage Reference
The AD1859 includes an on-chip voltage reference that estab-
lishes the output voltage range. The nominal value of this refer-
ence is +2.25 V which corresponds to a line output voltage
swing of 3 V p-p. The line output signal is centered around a
voltage established by the CMOUT (common mode) output
(Pin 1). The reference must be bypassed both on the FILT in-
put (Pin 28) with 10
µF and 0.1 µF capacitors, and on the
CMOUT output (Pin 1) with a 10
µF and 0.1 µF capacitors, as
shown in Figures 17 and 18. The FILT pin must use the
FGND ground, and the CMOUT pin must use the AGND
ground. The on-chip voltage reference may be overdriven with
an external reference source by applying this voltage to the
FILT pin. CMOUT and FILT must still be bypassed as shown
in Figures 17 and 18. An external reference can be useful to
calibrate multiple AD1859 DACs to the same gain. Reference
bypass capacitors larger than those suggested can be used to im-
prove the signal-to-noise performance of the AD1859.
Power Down and Reset
The PD/RST input (Pin 11) is used to control the power con-
sumed by the AD1859. When PD/RST is held LO, the AD1859
is placed in a low dissipation power-down state. When PD/RST
is brought HI, the AD1859 becomes ready for normal operation.
The master clock (XTALI/MCLK, Pin 16) must be running for
a successful reset or power-down operation to occur. The PD/RST
signal must be LO for a minimum of four master clock periods
(approximately 150 ns with a 27 MHz XTALI/MCLK
frequency).
When the PD/RST input (Pin 11) is asserted brought HI, the
AD1859 is reset. All registers in the AD1859 digital engine (se-
rial data port, interpolation filter and modulator) are zeroed, and
the amplifiers in the analog section are shorted during the reset
operation. The two registers in the serial control port are initial-
ized to their default values. The user should wait 100 ms after
bringing PD/RST HI before using the serial data input port and
the serial control input port in order for the digital phase locked
loop to re-acquire lock. The AD1859 has been designed to
minimize pops and clicks when entering and exiting the power-
down state.
Control Signals
The IDPM0, IDPM1, 18/16, and DEEMP control inputs are
normally connected HI or LO to establish the operating state of
the AD1859. They can be changed dynamically (and asynchro-
nously to the LRCLK and the master clock) as long as they are
stable before the first serial data input bit (i.e., the MSB) is pre-
sented to the AD1859.
APPLICATIONS ISSUES
Interface to MPEG Audio Decoders
Figure 11 shows the suggested interface to the Analog Devices
ADSP-21xx family of DSP chips, for which several MPEG
audio decode algorithms are available. The ADSP-21xx supports
16 bits of data using a left-justified DSP serial port style format.
ADSP-21xx
NC
NC
HI
AD1859
13
14
8
9
10
12
HI
LO
BCLK
LRCLK
SDATA
IDPM0
IDPM1
18/16
SCLK
RFS
TFS
DR
DT
Figure 11. Interface to ADSP-21xx
Figure 12 shows the suggested interface to the Texas Instru-
ments TMS320AV110 MPEG audio decoder IC. The
TMS320AV110 supports 18 bits of data using a right-justified
output format.
LO
AD1859
13
14
8
9
10
12
LO
HI
BCLK
LRCLK
SDATA
IDPM0
IDPM1
18/16
TEXAS
INSTRUMENTS
TMS320AV110
48 x FS
TO
1536 x FS
SCLK
LRCLK
PCMDATA
PCMCLK
Figure 12. Interface to TMS320AV110
Figure 13 shows the suggested interface to the LSI Logic L64111
MPEG audio decoder IC. The L64111 supports 16 bits of data
using a left-justified output format.
LSI LOGIC
L64111
384 x FS
OR
512 x FS
LO
AD1859
13
14
8
9
10
12
HI
LO
BCLK
LRCLK
SDATA
IDPM0
IDPM1
18/16
SCLKO
LRCLKO
SERO
SYSCLK
Figure 13. Interface to L64111
Figure 14 shows the suggested interface to the Philips SAA2500
MPEG audio decoder IC. The SAA2500 supports 18 bits of
data using an I
2S compatible output format.
PHILIPS
SAA2500
LO
AD1859
HI
BCLK
LRCLK
SDATA
IDPM0
IDPM1
18/16
SCK
WS
SD
FSCLKIN
HI
256 x FS
OR
384 x FS
13
14
8
9
10
12
Figure 14. Interface to SAA2500


Ähnliche Teilenummer - AD1859JRS

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD1859 AD-AD1859_15 Datasheet
305Kb / 16P
   Stereo, Single-Supply 18-Bit Integrated DAC
REV. A
More results

Ähnliche Beschreibung - AD1859JRS

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD1859 AD-AD1859_15 Datasheet
305Kb / 16P
   Stereo, Single-Supply 18-Bit Integrated DAC
REV. A
AD1868 AD-AD1868 Datasheet
246Kb / 12P
   Single Supply Dual 18-Bit Audio DAC
REV. A
AD1868 AD-AD1868_15 Datasheet
250Kb / 12P
   Single Supply Dual 18-Bit Audio DAC
REV. A
AD1857 AD-AD1857 Datasheet
263Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
AD1857 AD-AD1857_15 Datasheet
266Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
AD1857JRSZ AD-AD1857JRSZ Datasheet
177Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
AD1858 AD-AD1858_15 Datasheet
266Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
AD1877 AD-AD1877_15 Datasheet
240Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870 AD-AD1870_15 Datasheet
282Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870 AD-AD1870 Datasheet
276Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com