Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD53020 Datenblatt(PDF) 1 Page - Analog Devices

Teilenummer AD53020
Bauteilbeschribung  Four Channel ECL Delay Line
Download  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD53020 Datenblatt(HTML) 1 Page - Analog Devices

  AD53020 Datasheet HTML 1Page - Analog Devices AD53020 Datasheet HTML 2Page - Analog Devices AD53020 Datasheet HTML 3Page - Analog Devices AD53020 Datasheet HTML 4Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 1 / 4 page
background image
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
AD53020
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1999
Four Channel ECL Delay Line
FUNCTIONAL BLOCK DIAGRAM
FEATURES
Four Delay Lines with the Ability to Independently
Adjust All Edges
Pin Compatible and Functionally Equivalent with the
BT624
Reduced Power Dissipation
44-Lead PLCC Package with Internal Heat Spreader
APPLICATIONS
Automatic Test Equipment
Semiconductor Test Systems
Board Test Systems
Clocked ECL Circuits
PRODUCT DESCRIPTION
The AD53020 is a four-channel delay line designed for use in
automatic test equipment and digital logic systems. High speed
bipolar transistors and a 44-lead plastic PLCC package with
internal heat spreader provide high frequency performance at a
minimum of space, cost and power dissipation.
Featuring full pin compatibility and functional equivalence to
the BT624, the AD53020 offers independent analog control of
positive and negative edges with five delay ranges. The AD53020
offers attractive performance with optimized power dissipation
and linear delay vs. program voltage control. This device is also
very stable over operating conditions and has very low jitter.
Digital inputs are ECL compatible. They can either be pro-
vided independently for each channel (IN1,
IN1 through IN4,
IN4), or fanned out to all channels from Channel 2 (IN2,
IN2). The choice of these two options is made by setting the
DRVMODE input, with ECL Logic 0 providing four indepen-
dent channels, and ECL Logic 1 enabling a logical OR function
between each channel and the Channel Number 2.
For maximum timing accuracy, differential signals are recom-
mended for use with the digital inputs. However, single-ended
operation is also supported and it is facilitated through the use
of the VBB midpoint level generated on-chip. To make use of
this feature, connect the VBB output to the inverting input of
each channel. It is also advisable, when using the VBB output,
to decouple this signal with a 0.1
µF ceramic capacitor to ground.
The outputs of the AD53020 are ECL compatible and should
be terminated by 50
Ω to –2.0 V at the inputs of the gates
they drive.
The delay is programmed through the VDELAY and VWIDTH
pins for each channel. The acceptable range is –1.3 V to –0.1 V,
representing the longest and the shortest delays provided by the
device. An 0.01
µF ceramic capacitor to ground is recom-
mended for each input. The bias current for each input is fixed
by an internal current mirror. The value of the bias current is
set by the external resistor at REXT1. A 1.3 k
Ω resistor to
ground at this pin establishes 1 mA bias in each input. The
nominal voltage at the REXT1 pin is –1.3 V.
The VDELAY affects both the positive and negative edges in all
modes. The VWIDTH is an additional delay adjustment that is
active in Modes 2, 3 and 5. VWIDTH has no effect in Modes 0
and 1. For Modes 2 and 3, the effect of the VWIDTH adjust-
ment is to increase or decrease the delay of the negative edge
relative to the positive edge. In Mode 5, the total delay for both
positive and negative edges is set by the combination of VDELAY
and VWIDTH.
(continued on page 4)
VWIDTH1
OUT1
OUT1
VDELAY1
VWIDTH2
VDELAY2
OUT2
OUT2
VWIDTH3
VWIDTH4
OUT3
OUT3
OUT4
OUT4
VDELAY4
VDELAY3
VBB
COMP1
COMP2
REXT1
REXT2
VEE
GND
S0
S1
IN1,
IN1
IN2,
IN2
IN3,
IN3
IN4,
IN4
DRVMODE
AD53020


Ähnliche Teilenummer - AD53020

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD5302 AD-AD5302 Datasheet
207Kb / 16P
   2.5 V to 5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5302 AD-AD5302 Datasheet
427Kb / 20P
   2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
REV. F
AD5302 AD-AD5302 Datasheet
359Kb / 20P
   2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5302 AD-AD5302 Datasheet
274Kb / 20P
   2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5302 AD-AD5302 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
More results

Ähnliche Beschreibung - AD53020

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Data Delay Devices, Inc...
DDU18 DATADELAY-DDU18 Datasheet
222Kb / 4P
   8-TAP, ECL-INTERFACED FIXED DELAY LINE FIXED DELAY LINE
DDU12H DATADELAY-DDU12H_06 Datasheet
224Kb / 4P
   5-TAP, ECL-INTERFACED FIXED DELAY LINE
PDU1016H DATADELAY-PDU1016H Datasheet
48Kb / 5P
   4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE
MDU14 DATADELAY-MDU14 Datasheet
37Kb / 4P
   QUAD, ECL-INTERFACED FIXED DELAY LINE (SERIES MDU14)
MDU12H DATADELAY-MDU12H Datasheet
35Kb / 4P
   DUAL, ECL-INTERFACED FIXED DELAY LINE (SERIES MDU12H)
MDU13H DATADELAY-MDU13H Datasheet
35Kb / 4P
   TRIPLE, ECL-INTERFACED FIXED DELAY LINE (SERIES MDU13H)
PDU10256H DATADELAY-PDU10256H Datasheet
43Kb / 5P
   8-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU10256H)
PDU53 DATADELAY-PDU53 Datasheet
250Kb / 4P
   3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53)
DDU12H DATADELAY-DDU12H Datasheet
40Kb / 4P
   5-TAP, ECL-INTERFACED FIXED DELAY LINE (SERIES DDU12H)
PD10256H DATADELAY-PD10256H Datasheet
286Kb / 5P
   8-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU10256H)
More results


Html Pages

1 2 3 4


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com