Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD6623AS Datenblatt(PDF) 5 Page - Analog Devices

Teilenummer AD6623AS
Bauteilbeschribung  4-Channel, 104 MSPS Digital Transmit Signal Processor TSP
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6623AS Datenblatt(HTML) 5 Page - Analog Devices

  AD6623AS Datasheet HTML 1Page - Analog Devices AD6623AS Datasheet HTML 2Page - Analog Devices AD6623AS Datasheet HTML 3Page - Analog Devices AD6623AS Datasheet HTML 4Page - Analog Devices AD6623AS Datasheet HTML 5Page - Analog Devices AD6623AS Datasheet HTML 6Page - Analog Devices AD6623AS Datasheet HTML 7Page - Analog Devices AD6623AS Datasheet HTML 8Page - Analog Devices AD6623AS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 40 page
background image
REV. 0
–5–
AD6623
GENERAL TIMING CHARACTERISTICS1, 2
Test
AD6623AS
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
CLK Timing Requirements:
tCLK
CLK Period
Full
I
9.6
ns
tCLKL
CLK Width Low
Full
IV
3
ns
tCLKH
CLK Width High
Full
IV
3
0.5
× tCLK
ns
RESET Timing Requirement:
tRESL
RESET Width Low
Full
I
30.0
ns
Input Data Timing Requirements:
tSI
INOUT[17:0], QIN to
↑CLK Setup Time
Full
IV
1
ns
tHI
INOUT[17:0], QIN to
↑CLK Hold Time
Full
IV
2
ns
Output Data Timing Characteristics:
tDO
↑CLK to OUT[17:0], INOUT[17:0],
QOUT Output Delay Time
Full
IV
2
6
ns
tDZO
OEN HIGH to OUT[17:0] Active
Full
IV
3
7.5
ns
SYNC Timing Requirements:
tSS
SYNC(0, 1, 2, 3) to
↑CLK Setup Time
Full
IV
1
ns
tHS
SYNC(0, 1, 2, 3) to
↑CLK Hold Time
Full
IV
2
ns
Master Mode Serial Port Timing Requirements (SCS = 0):
Switching Characteristics
3
tDSCLK1
↑CLK to ↑SCLK Delay (divide by 1)
Full
IV
4
10.5
ns
tDSCLKH
↑CLK to ↑SCLK Delay (for any other divisor) Full
IV
5
13
ns
tDSCLKL
↑CLK to ↓SCLK Delay
(divide by 2 or even number)
Full
IV
3.5
9
ns
tDSCLKLL
↓CLK to ↓SCLK Delay
(divide by 3 or odd number)
Full
IV
4
10
ns
Channel is Self-Framing
tSSDI0
SDIN to
↑SCLK Setup Time
Full
IV
1.7
ns
tHSDI0
SDIN to
↑SCLK Hold Time
Full
IV
0
ns
tDSFO0A
↑SCLK to SDFO Delay
Full
IV
0.5
3.5
ns
Channel is External-Framing
tSSFI0
SDFI to
↑SCLK Setup Time
Full
IV
2
ns
tHSFI0
SDFI to
↑SCLK Hold Time
Full
IV
0
ns
tSSDI0
SDIN to
↑SCLK Setup Time
Full
IV
2
ns
tHSDI0
SDIN to
↑SCLK Hold Time
Full
IV
0
ns
tDSFO0B
↑SCLK to SDFO Delay
Full
IV
0.5
3
ns
Slave Mode Serial Port Timing Requirements (SCS = 1):
Switching Characteristics
3
tSCLK
SCLK Period
Full
IV
2
tCLK
ns
tSCLKL
SCLK Low Time
Full
IV
3.5
ns
tSCLKH
SCLK High Time
Full
IV
3.5
ns
Channel is Self-Framing
tSSDH
SDIN to
↑SCLK Setup Time
Full
IV
1
ns
tHSDH
SDIN to
↑SCLK Hold Time
Full
IV
2.5
ns
tDSFO1
↑SCLK to SDFO Delay
Full
IV
4
10
ns
Channel is External-Framing
tSSFI1
SDFI to
↑ SCLK Setup Time
Full
IV
2
ns
tHSFI1
SDFI to
↑SCLK Hold Time
Full
IV
1
ns
tSSDI1
SDIN to
↑SCLK Setup Time
Full
IV
1
ns
tHSDI1
SDIN to
↑SCLK Hold Time
Full
IV
2.5
ns
tDSFO1
↓SCLK to SDFO Delay
Full
IV
10
ns
NOTES
1All Timing Specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.
2C
LOAD = 40 pF on all outputs (unless otherwise specified).
3The timing parameters for SCLK, SDIN, SDFI, SDFO, and SYNC apply to all four channels (A, B, C, and D).
Specifications subject to change without notice.


Ähnliche Teilenummer - AD6623AS

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD6623 AD-AD6623_15 Datasheet
935Kb / 48P
   4-Channel, 104 MSPS Digital Transmit Signal Processor
REV. A
More results

Ähnliche Beschreibung - AD6623AS

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD6623 AD-AD6623_15 Datasheet
935Kb / 48P
   4-Channel, 104 MSPS Digital Transmit Signal Processor
REV. A
AD6622 AD-AD6622 Datasheet
242Kb / 28P
   Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
REV. 0
AD6622 AD-AD6622_15 Datasheet
242Kb / 28P
   Four-Channel, 75 MSPS Digital Transmit Signal Processor
REV. 0
AD6624 AD-AD6624_15 Datasheet
566Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor
REV. B
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
AD6620 AD-AD6620_15 Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620AS AD-AD6620AS Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620ASZ AD-AD6620ASZ Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620 AD-AD6620 Datasheet
354Kb / 43P
   65 MSPS Digital Receive Signal Processor
REV. 0
AD6624 AD-AD6624 Datasheet
509Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com