Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD7891YS-2 Datenblatt(PDF) 9 Page - Analog Devices

Teilenummer AD7891YS-2
Bauteilbeschribung  LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7891YS-2 Datenblatt(HTML) 9 Page - Analog Devices

Back Button AD7891YS-2 Datasheet HTML 5Page - Analog Devices AD7891YS-2 Datasheet HTML 6Page - Analog Devices AD7891YS-2 Datasheet HTML 7Page - Analog Devices AD7891YS-2 Datasheet HTML 8Page - Analog Devices AD7891YS-2 Datasheet HTML 9Page - Analog Devices AD7891YS-2 Datasheet HTML 10Page - Analog Devices AD7891YS-2 Datasheet HTML 11Page - Analog Devices AD7891YS-2 Datasheet HTML 12Page - Analog Devices AD7891YS-2 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
AD7891
–9–
REV. A
SERIAL INTERFACE MODE FUNCTIONS
When the part is configured for serial mode (MODE = 0), five of the 12 data input/output lines provide serial interface functions.
These functions are outlined below.
Mnemonic
Description
SCLK
Serial Clock Input. This is an externally applied serial clock which is used to load serial data to the control
register and to access data from the output register.
TFS
Transmit Frame Synchronization Pulse. Active low logic input with serial data expected after the falling
edge of this signal.
RFS
Receive Frame Synchronization Pulse. This is an active low logic input with
RFS provided externally as a
strobe or framing pulse to access serial data from the output register. For applications that require that
data be transmitted and received at the same time,
RFS and TFS should be connected together.
DATA OUT
Serial Data Output. Sixteen bits of serial data are provided with the data FORMAT bit and the three
address bits of the control register preceding the 12 bits of conversion data. Serial data is valid on the
falling edge of SCLK for sixteen edges after
RFS goes low. Output conversion data coding is twos comple-
ment when the FORMAT Bit of the control register is 1 and straight binary when the FORMAT Bit of the
control register is 0.
DATA IN
Serial Data Input. Serial data to be loaded to the control register is provided at this input. The first six bits
of serial data are loaded to the control register on the first six falling edges of SCLK after
TFS goes low.
Serial data on subsequent SCLK edges is ignored while
TFS remains low.
TEST
Test Pin. When the device is configured for serial mode of operation, two of the pins which had been data
inputs become test inputs. To ensure correct operation of the device, both TEST inputs should be tied to
a logic low potential.
CONTROL REGISTER
The control register for the AD7891 contains 6 bits of information as described below. These 6 bits can be written to the control
register either in a parallel mode write operation or via a serial mode write operation. The default (power-on) condition of all bits in
the control register is 0. Six serial clock pulses must be provided to the part in order to write data to the control register. If
TFS re-
turns high before six serial clock cycles then no data transfer takes place to the control register and the write cycle will have to be
restarted to write data to the control register. However, if the SWCONV bit of the register was previously set to a logic 1 and
TFS is
brought high before six serial clock cycles, then another conversion will be initiated.
B
S
M
2
A1
A0
AV
N
O
C
W
SY
B
T
S
W
ST
A
M
R
O
F
A2
Address Input. This input is the most significant address input for multiplexer channel selection.
A1
Address Input. This is the second most significant address input for multiplexer channel selection.
A0
Address Input. Least significant address input for multiplexer channel selection. When the address is written to
the control register, an internal pulse is initiated to allow for the multiplexer settling time and track/hold acquisi-
tion time before the track/hold goes into hold and conversion is initiated. When the internal pulse times out, the
track/hold goes into hold and conversion is initiated. The selected channel is given by the formula:
A2
× 4 + A1 × 2 + A0 + 1
SWCONV
Conversion Start. Writing a 1 to this bit initiates a conversion in a similar manner to the
CONVST input. Con-
tinuous conversion starts do not take place when there is a 1 in this location. The internal pulse and the conver-
sion process are initiated when a 1 is written to this bit. With a 1 in this bit, the hardware conversion start, i.e.,
the
CONVST input, is disabled. Writing a 0 to this bit enables the hardware CONVST input.
SWSTBY
Standby Mode Input. Writing a 1 to this bit places the device in its standby or power-down mode. Writing a 0 to
this bit places the device in its normal operating mode.
FORMAT
Data Format. Writing a 0 to this bit sets the conversion data output format to straight (natural) binary. This
data format is generally be used for unipolar input ranges. Writing a 1 to this bit sets the conversion data output
format to twos complement. This output data format is generally used for bipolar input ranges.


Ähnliche Teilenummer - AD7891YS-2

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7891YS-2 AD-AD7891YS-2 Datasheet
1Mb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7891YS-2 AD-AD7891YS-2 Datasheet
1Mb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7891YS-2 AD-AD7891YS-2 Datasheet
316Kb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7891YS-2 AD-AD7891YS-2 Datasheet
1Mb / 20P
   LC MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7891YS-2 AD-AD7891YS-2 Datasheet
394Kb / 21P
   8-Channel, 12-Bit High Speed Data Acquisition System
More results

Ähnliche Beschreibung - AD7891YS-2

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7891YSZ-2 AD-AD7891YSZ-2 Datasheet
1Mb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7891AP AD-AD7891AP Datasheet
316Kb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7891 AD-AD7891_04 Datasheet
1Mb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7890 AD-AD7890 Datasheet
302Kb / 20P
   LC2MOS 8-Channel, 12-Bit Serial, Data Acquisition System
REV. A
AD7891 AD-AD7891_17 Datasheet
394Kb / 21P
   8-Channel, 12-Bit High Speed Data Acquisition System
AD7874 AD-AD7874 Datasheet
414Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
5962-9152101MXA AD-5962-9152101MXA Datasheet
326Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
AD7891 AD-AD7891_15 Datasheet
1Mb / 20P
   LC MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7874SQ AD-AD7874SQ Datasheet
326Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
AD7874BNZ AD-AD7874BNZ Datasheet
326Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com