Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD9888KS-100 Datenblatt(PDF) 10 Page - Analog Devices

Teilenummer AD9888KS-100
Bauteilbeschribung  100/140/170/205 MSPS Analog Flat Panel Interface
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9888KS-100 Datenblatt(HTML) 10 Page - Analog Devices

Back Button AD9888KS-100 Datasheet HTML 6Page - Analog Devices AD9888KS-100 Datasheet HTML 7Page - Analog Devices AD9888KS-100 Datasheet HTML 8Page - Analog Devices AD9888KS-100 Datasheet HTML 9Page - Analog Devices AD9888KS-100 Datasheet HTML 10Page - Analog Devices AD9888KS-100 Datasheet HTML 11Page - Analog Devices AD9888KS-100 Datasheet HTML 12Page - Analog Devices AD9888KS-100 Datasheet HTML 13Page - Analog Devices AD9888KS-100 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
REV. A
AD9888
–10–
The offset controls provide a
±63 LSB adjustment range. This
range is connected with the full-scale range, so if the input range
is doubled (from 0.5 V to 1.0 V), the offset step size is also
doubled (from 2 mV per step to 4 mV per step).
Figure 2 illustrates the interaction of gain and offset controls.
The magnitude of an LSB in offset adjustment is proportional
to the full-scale range, so changing the full-scale range also
changes the offset. The change is minimal if the offset setting is
near midscale. When changing the offset, the full-scale range is
not affected, but the full-scale level is shifted by the same amount
as the zero-scale level.
GAIN
1.0
0.0
00h
FFh
0.5
OFFSET = 00h
OFFSET = 3Fh
OFFSET = 7Fh
OFFSET = 00h
OFFSET = 7Fh
OFFSET = 3Fh
Figure 2. Gain and Offset Control
Sync-on-Green
The Sync-on-Green input operates in two steps. First, it sets a
baseline clamp level off of the incoming video signal with a
negative peak detector. Second, it sets the sync trigger level
(nominally 150 mV above the negative peak). The exact trigger
level is variable and can be programmed via register 11H. The
Sync-on-Green input must be ac-coupled to the green analog
input through its own capacitor as shown in Figure 3. The value
of the capacitor must be 1 nF
± 20%. If Sync-on-Green is not
used, this connection is not required and the SOGIN pin should be
left unconnected. (Note: the Sync-on-Green signal is always
negative polarity.) For more details, see the Sync Processing section.
RAIN
BAIN
GAIN
SOG
47nF
47nF
47nF
1nF
Figure 3. Typical Clamp Configuration for RGB/YUV
Applications
Clock Generation
A Phase Locked Loop (PLL) is employed to generate the pixel
clock. The Hsync input provides a reference frequency to the PLL.
A Voltage Controlled Oscillator (VCO) generates a much higher
pixel clock frequency. This pixel clock is divided by the PLL
divide value (registers 01H and 02H) and phase compared with
the Hsync input. Any error is used to shift the VCO frequency
and maintain lock between the two signals.
The stability of this clock is a very important element in provid-
ing the clearest and most stable image. During each pixel time,
there is a period during which the signal is slewing from the old
pixel amplitude and settling at its new value. Then there is a time
when the input voltage is stable, before the signal must slew to a
new value (Figure 4). The ratio of the slewing time to the stable
time is a function of the bandwidth of the graphics DAC and the
bandwidth of the transmission system (cable and termination). It
is also a function of the overall pixel rate. Clearly, if the dynamic
characteristics of the system remain fixed, then the slewing and
settling time is likewise fixed. This time must be subtracted from
the total pixel period, leaving the stable period. At higher pixel
frequencies, the total cycle time is shorter, and the stable pixel
time becomes shorter as well.
PIXEL CLOCK
INVALID SAMPLE
TIMES
Figure 4. Pixel Sampling Times
Any jitter in the clock reduces the precision with which the
sampling time can be determined, and must also be subtracted
from the stable pixel time.
Considerable care has been taken in the design of the AD9888’s
clock generation circuit to minimize jitter. As indicated in Fig-
ure 5, the clock jitter of the AD9888 is less than 9% of the total
pixel time in all operating modes, making the reduction in the valid
sampling time due to jitter negligible.
PIXEL CLOCK – MHz
0
2
4
6
8
10
12
14
Figure 5. Pixel Clock Jitter vs. Frequency
The PLL characteristics are determined by the loop filter design,
by the PLL Charge Pump Current and by the VCO range setting.
The loop filter design is illustrated in Figure 6. Recommended
settings of VCO range and charge pump current for VESA standard
display modes are listed in Table IV.


Ähnliche Teilenummer - AD9888KS-100

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD9888KSZ-100 AD-AD9888KSZ-100 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888KSZ-140 AD-AD9888KSZ-140 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888KSZ-170 AD-AD9888KSZ-170 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
More results

Ähnliche Beschreibung - AD9888KS-100

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_11 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A Datasheet
186Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. B
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
logo
National Semiconductor ...
ADCS9888 NSC-ADCS9888 Datasheet
764Kb / 34P
   205/170/140 MSPS Video Analog Front End
ADCS9888 NSC-ADCS9888_05 Datasheet
1Mb / 34P
   205/170/140 MSPS Video Analog Front End
logo
Analog Devices
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9883A AD-AD9883A_15 Datasheet
235Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com