Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

FW323 Datenblatt(PDF) 8 Page - Agere Systems

Teilenummer FW323
Bauteilbeschribung  1394A PCI PHY/Link Open Host Controller Interface
Download  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

FW323 Datenblatt(HTML) 8 Page - Agere Systems

Back Button FW323 Datasheet HTML 4Page - Agere Systems FW323 Datasheet HTML 5Page - Agere Systems FW323 Datasheet HTML 6Page - Agere Systems FW323 Datasheet HTML 7Page - Agere Systems FW323 Datasheet HTML 8Page - Agere Systems FW323 Datasheet HTML 9Page - Agere Systems FW323 Datasheet HTML 10Page - Agere Systems FW323 Datasheet HTML 11Page - Agere Systems FW323 Datasheet HTML 12Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 152 page
background image
8
Agere Systems Inc.
FW323 05
Data Sheet, Rev. 2
1394A PCI PHY/Link Open Host Controller Interface
October 2001
FW323 Functional Description (continued)
(PMEs). When the FW323 is in a low-power state,
PMEs provide a hardware mechanism for requesting a
software wake-up. Together, the power management
register interface and PME support within the FW323
combine to form an efficient means for implementing
power management.
Isochronous Data Transfer
The isochronous data transfer logic handles the transfer
of isochronous data between the link core and the PCI
interface module. It consists of the isochronous register
module, the isochronous transmit DMA module, the
isochronous receive DMA module, the isochronous
transmit FIFO, and the isochronous receive FIFO.
Isochronous Register
The isochronous register module operates on PCI slave
accesses to OHCI registers within the isochronous
block. The module also maintains the status of inter-
rupts generated within the isochronous block and sends
the isochronous interrupt status to the OHCI interrupt
handler block.
Isochronous Transmit DMA (ITDMA)
The isochronous transmit DMA module moves data
from host memory to the link core, which will then send
the data to the 1394 bus. It consists of isochronous
contexts, each of which is independently controlled by
software, and can send data on a 1394 isochronous
channel.
During each 1394 isochronous cycle, the ITDMA
module will service each of the contexts and attempt to
process one 1394 packet for each context. If a context
is active, ITDMA will request access to the PCI bus.
When granted PCI access, a descriptor block is
fetched from host memory. This data is decoded by
ITDMA to determine how much data is required and
where in host memory the data resides. ITDMA
initiates another PCI access to fetch this data, which is
placed into the transmit FIFO for processing by the link
core.Ifthe contextisnot active,itisskipped byITDMA
for the current cycle.
After processing each context, ITDMA writes a cycle
marker word in the transmit FIFO to indicate to the link
core that there is no more data for this isochronous
cycle. As a summary, the major steps for the FW323
ITDMA to transmit a packet are the following:
1. Fetch a descriptor block from host memory.
2. Fetch data specified by the descriptor block from
host memory and place it into the isochronous
transmit FIFO.
3. Data in FIFO is read by the link and sent to the PHY
core device interface.
Isochronous Receive DMA (IRDMA)
The isochronous receive DMA module moves data
from the receive FIFO to host memory. It consists of
isochronous contexts, each of which is independently
controlled by software. Normally, each context can
process data on a single 1394 isochronous channel.
However, software can select one context to receive
data on multiple channels.
When IRDMA detects that the link core has placed data
into the receive FIFO, it immediately reads out the first
word in the FIFO, which makes up the header of the
isochronous packet. IRDMA extracts the channel
number for the packet and packet filtering controls from
the header. This information is compared with the
control registers for each context to determine if any
context is to process this packet.
If a match is found, IRDMA will request access to the
PCI bus. When granted PCI access, a descriptor block
is fetched from host memory. The descriptor provides
information about the host memory block allocated for
the incoming packet. IRDMA then reads the packet
from the receive FIFO and writes the data to host
memory via the PCI bus.
If no match is found, IRDMA will read the remainder of
the packet from the receive FIFO, but not process the
data in any way.
Asynchronous Data Transfer
The ASYNC block is functionally partitioned into two
independent logic blocks for transmitting and receiving
1394 packets. The ASYNC_TX unit is responsible for
packet transmission while the ASYNC_RX unit pro-
cesses received data.
Asynchronous Register
The asynchronous register module operates on PCI
slave accesses to OHCI registers within the asynchro-
nous block. The module also maintains the status of
interrupts generated within the asynchronous block
and sends the asynchronous interrupt status to the
OHCI interrupt handler block.


Ähnliche Teilenummer - FW323

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Agere Systems
FW32306 AGERE-FW32306 Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
FW323061394 AGERE-FW323061394 Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
FW323061394A AGERE-FW323061394A Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
More results

Ähnliche Beschreibung - FW323

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Agere Systems
FW322 AGERE-FW322 Datasheet
1Mb / 148P
   1394A PCI PHY/Link Open Host Controller Interface
FW32206T100 AGERE-FW32206T100 Datasheet
939Kb / 86P
   1394a PCI PHY/Link Open Host Controller
FW323061394 AGERE-FW323061394 Datasheet
1Mb / 92P
   PCI PHY/Link Open Host Controller Interface
FW322061394 AGERE-FW322061394 Datasheet
959Kb / 92P
   PCI PHY/Link Open Host Controller Interface
logo
VIA Technologies, Inc.
VT6307 VIA-VT6307 Datasheet
449Kb / 54P
   PCI 1394a-2000 Integrated Host Controller
logo
Texas Instruments
TSB43AB22A TI-TSB43AB22A Datasheet
518Kb / 112P
[Old version datasheet]   INTEGRATED 1394A-2000 OHCI PHY/LINK-LAYER CONTROLLER
TSB43AB21 TI-TSB43AB21 Datasheet
656Kb / 109P
[Old version datasheet]   INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER
TSB43AB21A TI-TSB43AB21A Datasheet
557Kb / 116P
[Old version datasheet]   Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
TSB43AB22 TI-TSB43AB22 Datasheet
519Kb / 112P
[Old version datasheet]   INTERGRATED 1394a-2000 OHCI PHY/LINK-LAYER CONTROLLER
TSB43AB22 TI1-TSB43AB22_14 Datasheet
99Kb / 7P
[Old version datasheet]   Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com