Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADV7125KSTZ140 Datenblatt(PDF) 8 Page - Analog Devices

Teilenummer ADV7125KSTZ140
Bauteilbeschribung  CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7125KSTZ140 Datenblatt(HTML) 8 Page - Analog Devices

Back Button ADV7125KSTZ140 Datasheet HTML 4Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 5Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 6Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 7Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 8Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 9Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 10Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 11Page - Analog Devices ADV7125KSTZ140 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
ADV7125
Rev. C | Page 8 of 16
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
11
12
GND
GND
G0
G1
G2
G3
G4
G5
G6
G7
BLANK
SYNC
NOTES
1. THE LFCSP_VQ HAS AN EXPOSED PADDLE THAT MUST BE
CONNECTED TO GND.
COMP
VAA
VAA
IOB
IOB
GND
GND
35
VREF
36
34
33
32
31
30
29
28
27
26
25
TOP VIEW
(Not to Scale)
ADV7125
PIN 1
INDICATOR
IOG
IOG
IOR
IOR
Figure 3. Pin Configuration
Table 6. Pin Function Descriptions
Pin Number
Mnemonic
Description
1, 2, 14, 15, 25,
26, 39, 40
GND
Ground. All GND pins must be connected.
3 to 10, 16 to
23, 41 to 48
G0 to G7,
B0 to B7,
R0 to R7
Red, Green, and Blue Pixel Data Inputs (TTL Compatible). Pixel data is latched on the rising edge of
CLOCK. R0, G0, and B0 are the least significant data bits. Unused pixel data inputs should be
connected to either the regular printed circuit board (PCB) power or ground plane.
11
BLANK
Composite Blank Control Input (TTL Compatible). A Logic 0 on this control input drives the analog
outputs, IOR, IOB, and IOG, to the blanking level. The BLANK signal is latched on the rising edge of
CLOCK. While BLANK is a Logic 0, the R0 to R7, G0 to G7, and B0 to B7 pixel inputs are ignored.
12
SYNC
Composite Sync Control Input (TTL Compatible). A Logic 0 on the SYNC input switches off a
40 IRE current source. This is internally connected to the IOG analog output. SYNC does not override
any other control or data input; therefore, it should only be asserted during the blanking interval.
SYNC is latched on the rising edge of CLOCK. If sync information is not required on the green channel,
the SYNC input should be tied to Logic 0.
13, 29, 30
VAA
Analog Power Supply (5 V ± 5%). All VAA pins on the ADV7125 must be connected.
24
CLOCK
Clock Input (TTL Compatible). The rising edge of CLOCK latches the R0 to R7, G0 to G7, B0 to B7, SYNC,
and BLANK pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK
should be driven by a dedicated TTL buffer.
33, 31, 27
IOR, IOG, IOB
Differential Red, Green, and Blue Current Outputs (High Impedance Current Sources). These RGB video
outputs are specified to directly drive RS-343A and RS-170 video levels into a doubly terminated 75 Ω
load. If the complementary outputs are not required, these outputs should be tied to ground.
34, 32, 28
IOR, IOG, IOB
Red, Green, and Blue Current Outputs. These high impedance current sources are capable of directly
driving a doubly terminated 75 Ω coaxial cable. All three current outputs should have similar output
loads whether or not they are all being used.
35
COMP
Compensation Pin. This is a compensation pin for the internal reference amplifier. A 0.1 μF ceramic
capacitor must be connected between COMP and VAA.
36
VREF
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).


Ähnliche Teilenummer - ADV7125KSTZ140

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
ADV7125KSTZ140 AD-ADV7125KSTZ140 Datasheet
410Kb / 17P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
More results

Ähnliche Beschreibung - ADV7125KSTZ140

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
ADV7125 AD-ADV7125_16 Datasheet
410Kb / 17P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
ADV7125 AD-ADV7125 Datasheet
264Kb / 12P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
REV. 0
ADV7125 AD-ADV7125_15 Datasheet
293Kb / 16P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
Rev. C
ADV7123JSTZ330 AD-ADV7123JSTZ330 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
REV. D
ADV7123 AD-ADV7123_15 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
Rev. D
ADV7123KSTZ140 AD-ADV7123KSTZ140 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
Rev. D
ADV7123KSTZ50 AD-ADV7123KSTZ50 Datasheet
340Kb / 24P
   CMOS, 330 MHz Triple 10-Bit High Speed Video DAC
REV. D
ADV7120KSTZ50 AD-ADV7120KSTZ50 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV101 AD-ADV101_15 Datasheet
161Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV101 AD-ADV101 Datasheet
187Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com