Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

DM74LS109 Datenblatt(PDF) 2 Page - Fairchild Semiconductor

Teilenummer DM74LS109
Bauteilbeschribung  Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM74LS109 Datenblatt(HTML) 2 Page - Fairchild Semiconductor

  DM74LS109 Datasheet HTML 1Page - Fairchild Semiconductor DM74LS109 Datasheet HTML 2Page - Fairchild Semiconductor DM74LS109 Datasheet HTML 3Page - Fairchild Semiconductor DM74LS109 Datasheet HTML 4Page - Fairchild Semiconductor DM74LS109 Datasheet HTML 5Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 2)
Note 2: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Note 3: CL = 15 pF, RL = 2 kΩ, TA = 25°C and VCC = 5V.
Note 4: CL = 50 pF, RL = 2 kΩ, TA = 25°C and VCC = 5V.
Note 5: The symbol (
↑) indicates the rising edge of the clock pulse is used for reference.
Note 6: TA = 25°C and VCC = 5V.
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
0
°C to +70°C
Storage Temperature Range
−65°C to +150°C
Symbol
Parameter
Min
Nom
Max
Units
VCC
Supply Voltage
4.75
5
5.25
V
VIH
HIGH Level Input Voltage
2
V
VIL
LOW Level Input Voltage
0.8
V
IOH
HIGH Level Output Current
−0.4
mA
IOL
LOW Level Output Current
8
mA
fCLK
Clock Frequency (Note 3)
0
25
MHz
fCLK
Clock Frequency (Note 4)
0
20
MHz
tW
Pulse Width
Clock HIGH
18
(Note 3)
Preset LOW
15
ns
Clear LOW
15
tW
Pulse Width
Clock HIGH
25
(Note 4)
Preset LOW
20
ns
Clear LOW
20
tSU
Setup Time
Data HIGH
30
ns
(Note 3)(Note 5)
Data LOW
20
tSU
Setup Time
Data HIGH
35
ns
(Note 5)(Note 4)
Data LOW
25
tH
Hold Time (Note 6)
0
ns
TA
Free Air Operating Temperature
0
70
°C


Ähnliche Teilenummer - DM74LS109

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
National Semiconductor ...
DM74LS109A NSC-DM74LS109A Datasheet
135Kb / 6P
   Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
DM74LS109AJ NSC-DM74LS109AJ Datasheet
135Kb / 6P
   Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
DM74LS109AM NSC-DM74LS109AM Datasheet
135Kb / 6P
   Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
DM74LS109AN NSC-DM74LS109AN Datasheet
135Kb / 6P
   Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
More results

Ähnliche Beschreibung - DM74LS109

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
National Semiconductor ...
54LS109 NSC-54LS109 Datasheet
135Kb / 6P
   Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
logo
Fairchild Semiconductor
DM74LS112A FAIRCHILD-DM74LS112A Datasheet
52Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 FAIRCHILD-DM74S112 Datasheet
43Kb / 4P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A Datasheet
584Kb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
CD54ACT109 TI-CD54ACT109_08 Datasheet
349Kb / 11P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com