Datenblatt-Suchmaschine für elektronische Bauteile |
|
AD9272-65EBZ1 Datenblatt(PDF) 3 Page - Analog Devices |
|
AD9272-65EBZ1 Datenblatt(HTML) 3 Page - Analog Devices |
3 / 44 page AD9272 Rev. C | Page 3 of 44 The AD9272 requires a LVPECL-/CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock (DCO±) for capturing data on the output and a frame clock (FCO±) trigger for signaling a new output byte are provided. Powering down individual channels is supported to increase battery life for portable applications. There is also a standby mode option that allows quick power-up for power cycling. In CW Doppler operation, the VGA, antialiasing filter (AAF), and ADC are powered down. The power of the time gain control (TGC) path scales with selectable speed grades. The ADC contains several features designed to maximize flexibility and minimize system cost, such as a programmable clock, data alignment, and programmable digital test pattern generation. The digital test patterns include built-in fixed patterns, built-in pseudorandom patterns, and custom user-defined test patterns entered via the serial port interface. Fabricated in an advanced CMOS process, the AD9272 is available in a 16 mm × 16 mm, RoHS-compliant, 100-lead TQFP. It is specified over the industrial temperature range of −40°C to +85°C. PRODUCT HIGHLIGHTS 1. Small Footprint. Eight channels are contained in a small, space-saving package. A full TGC path, ADC, and crosspoint switch are contained within a 100-lead, 16 mm × 16 mm TQFP. 2. Low Power of 195 mW Per Channel at 40 MSPS. 3. Integrated Crosspoint Switch. This switch allows numerous multichannel configuration options to enable the CW Doppler mode. 4. Ease of Use. A data clock output (DCO±) operates up to 480 MHz and supports double data rate (DDR) operation. 5. User Flexibility. Serial port interface (SPI) control offers a wide range of flexible features to meet specific system requirements. 6. Integrated Second-Order Antialiasing Filter. This filter is placed between the VGA and the ADC and is programmable from 8 MHz to 18 MHz. |
Ähnliche Teilenummer - AD9272-65EBZ1 |
|
Ähnliche Beschreibung - AD9272-65EBZ1 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |