1

GND

2

EN

3

FB

4

SW

5

1

2

5

4

3

SW

FB

EN

GND

LM3674-

ADJ

2.7V to 5.5V

LM3674

SNVS405F – DECEMBER 2005 – REVISED MAY 2013

www.ti.com

Figure 2. Typical Application Circuit for Adjustable Voltage Option

PIN DIAGRAM

Figure 3. Top View

5-Pin SOT-23 Package

See Package Number DBV0005A

Note: The actual physical placement of the package marking will vary from part to part.

PIN DESCRIPTIONS

Pin Number

Name

Description

1

Power supply input. Connect to the input filter capacitor ( Figure 1).

2

GND

Ground pin.

Enable input. The device is in shutdown mode when voltage to this pin is <0.4V and enable when

3

EN

>1.0V. Do not leave this pin floating.

Feedback analog input. Connect to the output filter capacitor for fixed voltage versions. For adjustable

4

FB

version external resistor dividers are required ( Figure 2). The internal resistor dividers are disabled for

the adjustable version.

5

SW

Switching node connection to the internal PFET switch and NFET synchronous rectifier.

2

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated

Product Folder Links: LM3674