Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

CS82C52Z Datenblatt(PDF) 9 Page - Intersil Corporation

Teilenummer CS82C52Z
Bauteilbeschribung  CMOS Serial Controller Interface
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CS82C52Z Datenblatt(HTML) 9 Page - Intersil Corporation

Back Button CS82C52Z Datasheet HTML 5Page - Intersil Corporation CS82C52Z Datasheet HTML 6Page - Intersil Corporation CS82C52Z Datasheet HTML 7Page - Intersil Corporation CS82C52Z Datasheet HTML 8Page - Intersil Corporation CS82C52Z Datasheet HTML 9Page - Intersil Corporation CS82C52Z Datasheet HTML 10Page - Intersil Corporation CS82C52Z Datasheet HTML 11Page - Intersil Corporation CS82C52Z Datasheet HTML 12Page - Intersil Corporation CS82C52Z Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
9
FN2950.3
April 26, 2006
transmission. The transmitter always has the same word
length and number of stop bits as the receiver. For words of
less than 8 bits the unused bits at the microprocessor data
bus are ignored by the transmitter.
Bit 0, which corresponds to D0 at the data bus, is always the
first serial data bit transmitted. Provision is made for the
transmitter parity to be the same or different from the
receiver. The TBRE output pin and flag (USR register) reflect
the status of the TBR. The TC flag (USR register) indicates
when both TBR and TR are empty.
82C52 Interrupt Structure
The 82C52 has provisions for software masking of interrupts
generated for the INTR output pin. Two control bits in the
MCR register, MIEN and INTEN, control modem status
interrupts and overall 82C52 interrupts respectively. Figure 9
illustrates the logical control function provided by these
signals.
The modem status inputs (DSR and CTS) will trigger the
edge detection circuitry with any change of status. Reading
the MSR register will clear the detect circuit but has no effect
on the status bits themselves. These status bits always
reflect the state of the input pins regardless of the mask
control signals. Note that the state (high or low) of the status
bits are inverted versions of the actual input pins.
The edge detection circuits for the USR register signals will
trigger only for a positive edge (true assertion) of these
status bits. Reading the USR register not only clears the
edge detect circuit but also clears (sets to 0) all of the status
bits. The output pins associated with these status bits are not
affected by reading the USR register.
A hardware reset of the 82C52 sets the TC status bit in the
USR. When interrupts are subsequently enabled an interrupt
can occur due to the fact that the positive edge detection
circuitry in the interrupt logic has detected the setting of the
TC bit. If this interrupt is not desired the USR should be read
prior to enabling interrupts. This action resets the positive
edge detection circuitry in the interrupt control logic (Figure 9).
NOTE: For USR and MSR, the setting of status bits is inhibited
during status register READ operations. If a status condition is
generated during a READ operation, the status bit is not set until the
trailing edge of the RD pulse.
If the bit was already set at the time of the READ operation, and the
same status condition occurs, that status bit will be cleared at the
trailing edge of the RD pulse instead of being set again.
Software Reset
A software reset of the 82C52 is a useful method for
returning to a completely known state without exercising a
complete system reset. Such a reset would consist of writing
to the UCR, BRSR and MCR registers. The USR and RBR
registers should be read prior to enabling interrupts in order
to clear out any residual data or status bits which may be
invalid for subsequent operation.
Crystal Operation
The 82C52 crystal oscillator circuitry is designed to operate
with a fundamental mode, parallel resonant crystal. This
circuit is the same one used in the Intersil 82C84A clock
generator/driver. To summarize, Table 3 and Figure 10 show
the required crystal parameters and crystal circuit
configuration respectively.
When using an external clock source, the IX input is driven
and the OX output is left open. Power consumption when
using an external clock is typically 50% of that required when
using a crystal. This is due to the sinusoidal nature of the
drive circuitry when using a crystal.
D7 D6 D5 D4 D3 D2 D1 D0
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
FIGURE 8. TBR
5-Bit
Word
6-Bit
Word
7-Bit
Word
8-Bit
Word
TABLE 3.
PARAMETER
TYPICAL CRYSTAL
SPECIFICATION
Frequency
1.0 to 16MHz
Type of Operation
Parallel Resonant, Fundamental Mode
Load Capacitance (CL)
20 or 32pF (Typ)
RSERIES(Max)
100
Ω (f = 16MHz, CL = 32pF)
200
Ω (f = 16MHz, CL = 20pF)
FIGURE 9. 82C52 INTERRUPT STRUCTURE
RD
(MSR)
RBRK, TC
OE, FE, PE
(USR)
RD
(USR)
DSR
, CTS
(MSR)
INTR
PIN 24
INTEN
(MCR)
MIEN
(MCR)
POS.
EDGE
DETECT
POS. OR
NEG.
EDGE
DETECT
82C52
82C52


Ähnliche Teilenummer - CS82C52Z

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Renesas Technology Corp
CS82C52Z RENESAS-CS82C52Z Datasheet
1,003Kb / 21P
   CMOS Serial Controller Interface
More results

Ähnliche Beschreibung - CS82C52Z

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Renesas Technology Corp
82C52 RENESAS-82C52 Datasheet
1,003Kb / 21P
   CMOS Serial Controller Interface
logo
TEMIC Semiconductors
TSS463 TEMIC-TSS463 Datasheet
217Kb / 24P
   Van Controller Serial Interface
TSS461 TEMIC-TSS461 Datasheet
215Kb / 24P
   Van Controller Serial Interface
logo
National Semiconductor ...
DP83901A NSC-DP83901A Datasheet
705Kb / 62P
   Serial Network Interface Controller
DP83910A NSC-DP83910A Datasheet
221Kb / 12P
   CMOS SNI Serial Network Interface
logo
Zilog, Inc.
Z85C3010VEG ZILOG-Z85C3010VEG Datasheet
5Mb / 81P
   CMOS SCC Serial Communications Controller
Z85C3010VSG ZILOG-Z85C3010VSG Datasheet
547Kb / 83P
   CMOS SCC Serial Communications Controller
Z85C3008PEG ZILOG-Z85C3008PEG Datasheet
5Mb / 81P
   CMOS SCC Serial Communications Controller
Z85C3008VSG ZILOG-Z85C3008VSG Datasheet
5Mb / 81P
   CMOS SCC Serial Communications Controller
Z85C3008PSG ZILOG-Z85C3008PSG Datasheet
5Mb / 81P
   CMOS SCC Serial Communications Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com