Datenblatt-Suchmaschine für elektronische Bauteile |
|
AD8381JSTZ Datenblatt(PDF) 7 Page - Analog Devices |
|
AD8381JSTZ Datenblatt(HTML) 7 Page - Analog Devices |
7 / 16 page REV. B AD8381 –7– –0.25% 10ns/DIV VIDx CL 150pF VMID = 7V VFS = 5V 0.25% 0.00% –0.50% –0.75% –1.00% 7V t = 0 TPC 7. Output Settling Time (Rising Edge) at CL, 5 V Step, INV = Low –0.25% 10ns/DIV VIDx CL 150pF VMID = 7V VFS = 5V 0.00% –0.50% –0.75% –1.00% 12V t = 0 TPC 8. Output Settling Time (Rising Edge) at CL, 5 V Step, INV = High 20ns/DIV 5V +30mV +20mV +10mV VMID = 7V –10mV –20mV VID5 VID0 – VID4 TPC 9. All-Hostile Crosstalk at CL 0.75% 10ns/DIV VIDx CL 150pF VMID = 7V VFS = 5V 1.00% 0.50% 0.25% 0.00% 2V –0.25% –0.50% –0.75% –1.00% t = 0 TPC 10. Output Settling Time (Falling Edge) at CL, 5 V Step, INV = Low 0.75% 10ns/DIV VIDx CL 150pF VMID = 7V VFS = 5V 1.00% 0.50% 0.25% 0.00% 7V t = 0 –0.25% –0.50% –0.75% TPC 11. Output Settling Time (Falling Edge) at CL, 5 V Step, INV = High 20ns/DIV +10mV VMID = 7V –10mV DB (0:9) TPC 12. Data Switching Transient (Feedthrough) at CL |
Ähnliche Teilenummer - AD8381JSTZ |
|
Ähnliche Beschreibung - AD8381JSTZ |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |