Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD7669AN Datenblatt(PDF) 11 Page - Analog Devices

Teilenummer AD7669AN
Bauteilbeschribung  LC2MOS Complete, 8-Bit Analog I/0 Systems
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7669AN Datenblatt(HTML) 11 Page - Analog Devices

Back Button AD7669AN Datasheet HTML 7Page - Analog Devices AD7669AN Datasheet HTML 8Page - Analog Devices AD7669AN Datasheet HTML 9Page - Analog Devices AD7669AN Datasheet HTML 10Page - Analog Devices AD7669AN Datasheet HTML 11Page - Analog Devices AD7669AN Datasheet HTML 12Page - Analog Devices AD7669AN Datasheet HTML 13Page - Analog Devices AD7669AN Datasheet HTML 14Page - Analog Devices AD7669AN Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
AD7569/AD7669
–11–
REV. B
RESET
line, the DAC output resets to 0 V when the entire
system is reset. Figure 7 shows the input control logic for the
AD7569 DAC; the write cycle timing diagram is shown in
Figure 8.
Figure 7. AD7569 DAC Input Control Logic
Figure 8. AD7569/AD7669 Write Cycle Timing Diagram
DAC Timing and Control—AD7669
Table III shows the truth table for the dual DAC operation of
the AD7669. The part contains two 8-bit DAC registers that are
loaded from the data bus under the control of CS, A/B and WR.
Address line A/B selects which DAC register the data is
loaded to. The data contained in the DAC registers determines
the analog output from the respective DACs. The WR input is
an edge-triggered input, and data is transferred into the selected
DAC register on the rising edge of WR. Holding CS and WR
low does not make the selected DAC register transparent. The
A
/B input should not be changed while CS and WR are low.
Table III. AD7669 DAC Truth Table
CS
WR
A
/B
RESET
DAC Function
H
H
X
H
DAC Registers Unaffected
L
g
L
H
DACA Register Updated
g
L
L
H
DACA Register Updated
L
g
H
H
DACB Register Updated
g
L
H
H
DACB Register Updated
X
X
X
L
DAC Registers Loaded with
All Zeros
L = Low State, H = High State, X = Don’t Care
The contents of the DAC registers are reset to all 0s by an active
low pulse on the RESET line, and for the unipolar output
ranges, the outputs remain at 0 V after RESET returns high.
For the bipolar output ranges, a low pulse on RESET causes the
outputs to go to negative full scale. In unipolar applications, the
RESET
line can be used to ensure power-up to 0 V on the
AD7669 DAC outputs and is also useful when used as a zero
override in system calibration cycles. If the RESET input is con-
nected to the system RESET line, then the DAC outputs reset
to 0 V when the entire system is reset. Figure 9 shows the DAC
input control logic for the AD7669, and the write cycle timing
diagram is shown in Figure 8.
Figure 9. AD7669 DAC Control Logic
ADC Timing and Control
The ADC on the AD7569/AD7669 is capable of two basic oper-
ating modes. In the first mode, the ST line is used to start con-
version and drive the track-and-hold into hold mode. At the end
of conversion, the track-and-hold returns to its tracking mode.
The second mode is achieved by hard-wiring the ST line high.
In this case, CS and RD start conversion, and the microproces-
sor is driven into a WAIT state for the duration of conversion by
BUSY
.
Figure 10. ADC Mode 1 Interface Timing


Ähnliche Teilenummer - AD7669AN

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7669AN AD-AD7669AN Datasheet
504Kb / 20P
   LC2MOS Complete, 8-Bit Analog I/0 Systems
REV. B
AD7669AN AD-AD7669AN Datasheet
443Kb / 20P
   LC2MOS Complete, 8-Bit Analog I/0 Systems
REV. B
More results

Ähnliche Beschreibung - AD7669AN

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7569 AD-AD7569 Datasheet
504Kb / 20P
   LC2MOS Complete, 8-Bit Analog I/0 Systems
REV. B
AD7569KNZ AD-AD7569KNZ Datasheet
506Kb / 20P
   LC2MOS Complete, 8-Bit Analog I/0 Systems
REV. B
AD7569TQ AD-AD7569TQ Datasheet
443Kb / 20P
   LC2MOS Complete, 8-Bit Analog I/0 Systems
REV. B
AD7669 AD-AD7669_15 Datasheet
506Kb / 20P
   Complete, 8-Bit Analog I/0 Systems
REV. B
AD7569 AD-AD7569_15 Datasheet
506Kb / 20P
   Complete, 8-Bit Analog I/0 Systems
REV. B
AD7869 AD-AD7869 Datasheet
297Kb / 16P
   LC2MOS Complete, 14-Bit Analog I/O System
REV. A
AD7868 AD-AD7868 Datasheet
337Kb / 16P
   LC2MOS Complete, 12-Bit Analog I/O System
REV. B
AD7840 AD-AD7840 Datasheet
338Kb / 16P
   LC2MOS Complete 14-Bit DAC
REV. B
AD7872KRZ-REEL AD-AD7872KRZ-REEL Datasheet
324Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7847ANZ AD-AD7847ANZ Datasheet
494Kb / 12P
   LC2MOS Complete, Dual 12-Bit MDACS
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com