SCL

SDA

START

REPEATED

START

STOP

START

ADC081C021, ADC081C027

www.ti.com

SNAS447C – FEBRUARY 2008 – REVISED MARCH 2013

A.C. and Timing Characteristics (continued)

Units

Symbol

Parameter

(Limits)

Standard Mode

250

ns (max)

ns (min)

Fast Mode

250

ns (max)

Fall time of SDA signal

10

ns (min)

80

ns (max)

20

ns (min)

160

ns (max)

Standard Mode

1000

ns (max)

ns (min)

Fast Mode

300

ns (max)

Rise time of SCL signal

10

ns (min)

40

ns (max)

20

ns (min)

80

ns (max)

Standard Mode

1000

ns (max)

ns (min)

Fast Mode

300

ns (max)

Rise time of SCL signal after a

repeated start condition and after an

10

ns (min)

acknowledge bit.

80

ns (max)

20

ns (min)

160

ns (max)

Standard Mode

300

ns (max)

ns (min)

Fast Mode

300

ns (max)

Fall time of a SCL signal

10

ns (min)

40

ns (max)

20

ns (min)

80

ns (max)

Capacitive load for each bus line (SCL

400

pF (max)

and SDA)

Fast Mode

50

ns (max)

High Speed Mode

10

ns (max)

(4)

Spike suppression filtering on SCL and SDA will suppress spikes that are less than 50ns for standard and fast modes, and less than

10ns for hs-mode.

Timing Diagrams

Figure 4. Serial Timing Diagram

Copyright © 2008–2013, Texas Instruments Incorporated

Submit Documentation Feedback

9

Product Folder Links: ADC081C021 ADC081C027