Datenblatt-Suchmaschine für elektronische Bauteile |
|
CS4228A Datenblatt(PDF) 7 Page - Cirrus Logic |
|
CS4228A Datenblatt(HTML) 7 Page - Cirrus Logic |
7 / 32 page CS4228A DS511PP1 7 SWITCHING CHARACTERISTICS (Continued) Notes: 9. After powering up the CS4228A, RST should be held low until the power supplies and clocks are settled. Parameter Symbol Min Typ Max Units RST Low Time (Note 9) 1- - ms SCLK Falling Edge to SDOUT Output Valid (DSCK=0) tdpd -50 ns LRCK Edge to MSB Valid tlrpd -20 ns SDIN Setup Time Before SCLK Rising Edge tds -10 ns SDIN Hold Time After SCLK Rising Edge tdh -30 ns Master Mode SCLK Falling to LRCK Edge tmslr +10 - ns SCLK Duty Cycle 50 - % Slave Mode SCLK Period tsckw -- ns SCLK High Time tsckh 50 - - ns SCLK Low Time tsckl 50 - - ns SCLK rising to LRCK Edge (DSCK=0) tlrckd 25 - - ns LRCK Edge to SCLK Rising (DSCK=0) tlrcks 25 - - ns Figure 1. Serial Audio Port Master Mode Timing t mslr SCLK* (output) LRCK (output) SDOUT sckh sckl sckw t t t MSB MSB-1 *SCLK shown for DSCK = 0. SCLK inverted for DSCK = 1. tdpd SDOUT LRCK (input) SCLK* (input) SDIN1 SDIN2 SDIN3 dh t ds t lrpd t lrcks t lrckd t Figure 2. Serial Audio Port Slave Mode Timing |
Ähnliche Teilenummer - CS4228A |
|
Ähnliche Beschreibung - CS4228A |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |