Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADSP-BF527BBCZ-5A Datenblatt(PDF) 6 Page - Analog Devices

Teilenummer ADSP-BF527BBCZ-5A
Bauteilbeschribung  Blackfin Embedded Processor
Download  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF527BBCZ-5A Datenblatt(HTML) 6 Page - Analog Devices

Back Button ADSP-BF527BBCZ-5A Datasheet HTML 2Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 3Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 4Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 5Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 6Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 7Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 8Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 9Page - Analog Devices ADSP-BF527BBCZ-5A Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 88 page
background image
Rev. D
|
Page 6 of 88
|
July 2013
ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
The SDRAM controller can be programmed to interface to up
to 128M bytes of SDRAM. A separate row can be open for each
SDRAM internal bank and the SDRAM controller supports up
to 4 internal SDRAM banks, improving overall performance.
The asynchronous memory controller can be programmed to
control up to four banks of devices with very flexible timing
requirements for a wide variety of devices. Each bank occupies a
1M byte segment regardless of the size of the devices used, so
that these banks are only contiguous if each is fully populated
with 1M byte of memory.
NAND Flash Controller (NFC)
The ADSP-BF52x processors provide a NAND flash controller
(NFC). NAND flash devices provide high-density, low-cost
memory. However, NAND flash devices also have long random
access times, invalid blocks, and lower reliability over device
lifetimes. Because of this, NAND flash is often used for read-
only code storage. In this case, all DSP code can be stored in
NAND flash and then transferred to a faster memory (such as
SDRAM or SRAM) before execution. Another common use of
NAND flash is for storage of multimedia files or other large data
segments. In this case, a software file system may be used to
manage reading and writing of the NAND flash device. The file
system selects memory segments for storage with the goal of
avoiding bad blocks and equally distributing memory accesses
across all address locations. Hardware features of the NFC
include:
• Support for page program, page read, and block erase of
NAND flash devices, with accesses aligned to page
boundaries.
• Error checking and correction (ECC) hardware that facili-
tates error detection and correction.
• A single 8-bit external bus interface for commands,
addresses, and data.
• Support for SLC (single level cell) NAND flash devices
unlimited in size, with page sizes of 256 and 512 bytes.
Larger page sizes can be supported in software.
• Capability of releasing external bus interface pins during
long accesses.
• Support for internal bus requests of 16 bits.
• DMA engine to transfer data between internal memory and
NAND flash device.
One-Time Programmable Memory
The processor has 64K bits of one-time programmable non-
volatile memory that can be programmed by the developer only
one time. It includes the array and logic to support read access
and programming. Additionally, its pages can be write
protected.
OTP enables developers to store both public and private data
on-chip. In addition to storing public and private key data for
applications requiring security, it also allows developers to store
completely user-definable data such as customer ID, product
ID, MAC address, etc. Hence, generic parts can be shipped,
which are then programmed and protected by the developer
within this non-volatile memory.
I/O Memory Space
The processor does not define a separate I/O space. All
resources are mapped through the flat 32-bit address space.
On-chip I/O devices have their control registers mapped into
memory-mapped registers (MMRs) at addresses near the top of
the 4G byte address space. These are separated into two smaller
blocks, one which contains the control MMRs for all core func-
tions, and the other which contains the registers needed for
setup and control of the on-chip peripherals outside of the core.
The MMRs are accessible only in supervisor mode and appear
as reserved space to on-chip peripherals.
Booting
The processor contains a small on-chip boot kernel, which con-
figures the appropriate peripheral for booting. If the processor is
configured to boot from boot ROM memory space, the proces-
sor starts executing from the on-chip boot ROM. For more
information, see Booting Modes on Page 18.
Event Handling
The event controller on the processor handles all asynchronous
and synchronous events to the processor. The processor pro-
vides event handling that supports both nesting and
prioritization. Nesting allows multiple event service routines to
be active simultaneously. Prioritization ensures that servicing of
a higher-priority event takes precedence over servicing of a
lower-priority event. The controller provides support for five
different types of events:
• Emulation — An emulation event causes the processor to
enter emulation mode, allowing command and control of
the processor via the JTAG interface.
• RESET — This event resets the processor.
• Nonmaskable Interrupt (NMI) — The NMI event can be
generated by the software watchdog timer or by the NMI
input signal to the processor. The NMI event is frequently
used as a power-down indicator to initiate an orderly shut-
down of the system.
• Exceptions — Events that occur synchronously to program
flow (in other words, the exception is taken before the
instruction is allowed to complete). Conditions such as
data alignment violations and undefined instructions cause
exceptions.
• Interrupts — Events that occur asynchronously to program
flow. They are caused by input signals, timers, and other
peripherals, as well as by an explicit software instruction.
Each event type has an associated register to hold the return
address and an associated return-from-event instruction. When
an event is triggered, the state of the processor is saved on the
supervisor stack.
The processor event controller consists of two stages, the core
event controller (CEC) and the system interrupt controller
(SIC). The core event controller works with the system interrupt


Ähnliche Teilenummer - ADSP-BF527BBCZ-5A

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
ADSP-BF527BBCZ-5A AD-ADSP-BF527BBCZ-5A Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
More results

Ähnliche Beschreibung - ADSP-BF527BBCZ-5A

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
ADSP-BF533SBBC-500 AD-ADSP-BF533SBBC-500 Datasheet
2Mb / 64P
   Blackfin Embedded Processor
Rev. I
ADSP-BF531 AD-ADSP-BF531 Datasheet
671Kb / 56P
   Blackfin Embedded Processor
REV. 0
ADSP-BF538 AD-ADSP-BF538 Datasheet
3Mb / 56P
   Blackfin Embedded Processor
Rev. PrD
ADSP-BF538 AD-ADSP-BF538_15 Datasheet
3Mb / 60P
   Blackfin Embedded Processor
Rev. E
ADSP-BF538F AD-ADSP-BF538F_15 Datasheet
3Mb / 60P
   Blackfin Embedded Processor
Rev. E
ADSP-BF527 AD-ADSP-BF527_15 Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
ADSP-BF544 AD-ADSP-BF544_15 Datasheet
3Mb / 102P
   Blackfin Embedded Processor
Rev. E
ADSP-BF539 AD-ADSP-BF539 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
Rev. PrF
ADSP-BF534 AD-ADSP-BF534_08 Datasheet
1Mb / 68P
   Blackfin Embedded Processor
Rev. E
ADSP-BF516BSWZ-4 AD-ADSP-BF516BSWZ-4 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
REV. B
ADSP-BF522 AD-ADSP-BF522 Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com