Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LF3320 Datenblatt(PDF) 11 Page - LOGIC Devices Incorporated

Teilenummer LF3320
Bauteilbeschribung  Horizontal Digital Image Filter
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  LODEV [LOGIC Devices Incorporated]
Direct Link  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF3320 Datenblatt(HTML) 11 Page - LOGIC Devices Incorporated

Back Button LF3320 Datasheet HTML 7Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 8Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 9Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 10Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 11Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 12Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 13Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 14Page - LOGIC Devices Incorporated LF3320 Datasheet HTML 15Page - LOGIC Devices Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
DEVICES INCORPORATED
Video Imaging Products
2-11
LF3320
Horizontal Digital Image Filter
08/16/2000–LDS.3320-N
I/D Register Data Path Control
The three multiplexers in the I/D
Register data path control how data
is routed through the forward and
reverse data paths.
The forward data path contains the
I/D Registers in which data flows
from left to right in the block diagram
in Figure 1. The reverse data path
contains the I/D Registers in which
data flows from right to left.
BITS
FUNCTION
DESCRIPTION
0
ALU Mode Filter A
0 : A + B
1: B – A
1
Pass A Filter A
0 : ALU Input A = 0
1 : ALU Input A = Forward Register Path
2
Pass B Filter A
0 : ALU Input B = 0
1 : ALU Input B = Reverse Register Path
11-3
Reserved
Should be set to “0”
TABLE 2.
CONFIGURATION REGISTER 0 – ADDRESS 200H
BITS
FUNCTION
DESCRIPTION
0
Filter A Odd-Tap
0 : Odd-Tap Interleave Mode Disabled
Interleave Mode
1 : Odd-Tap Interleave Mode Enabled
4-1
Filter A I/D Register Length
0000 :
1 Register
0001 :
2 Registers
0010 :
3 Registers
0011 :
4 Registers
0100 :
5 Registers
0101 :
6 Registers
0110 :
7 Registers
0111 :
8 Registers
1000 :
9 Registers
1001 :
1 0 Registers
1010 :
1 1 Registers
1011 :
1 2 Registers
1100 :
1 3 Registers
1101 :
1 4 Registers
1110 :
1 5 Registers
1111 :
1 6 Registers
5
Filter A Tap Number
0 : Even Number of Taps
1 : Odd Number of Taps
6
Filter A Data Reversal
0 : Data Reversal Enabled
1 : Data Reversal Disabled
11-7
Reserved
Should be set to “0”
TABLE 3.
CONFIGURATION REGISTER 1 – ADDRESS 201H
In Single or Dual Filter Modes, data
is fed from the forward data path to
the reverse data path as follows.
When the filter is configured for an
even number of taps, data from the
last I/D Register in the forward data
path is fed into the first I/D Register
in the reverse data path (see Figure 13).
When the filter is configured for an
odd number of taps, the data which
will appear at the output of the last
I/D Register in the forward data
path on the next clock cycle is fed
into the first I/D Register in the
reverse data path. Bit 5 in Configu-
ration Register 1 and Configuration
Register 3 configures Filters A and B
respectively for an even or odd
number of taps.
When interleaved data is fed through
the device and an even tap filter is
desired, the filter should be configured
for an even number of taps and the I/D
Register length should match the
numberofdatasetsinterleavedtogether.
When interleaved data is fed through
the device and an odd tap filter is
desired, the filter should be set to
Odd-Tap Interleave Mode. Bit 0 of
Configuration Register 1 and Configura-
tion Register 3 configures Filters A and
BrespectivelyforOdd-TapInterleave
Mode. When the filter is configured for
Odd-TapInterleaveMode,datafromthe
next to last I/D Register in the forward
data path is fed into the first I/D
Register in the reverse data path.
When the filter is configured for an odd
number of taps (interleaved or
non-interleaved modes), the filter is
structured such that the center data
value is aligned simultaneously at the A
and B inputs of the last ALU in the
forward data path. In order to achieve
the correct result, the user must divide
the coefficient by two.
Data Reversal
Data reversal circuitry is placed after the
multiplexers which route data from the
forward data path to the reverse data
path (see Figure 14). When decimating,
the data stream must be reversed in
order for data to be properly aligned at
the inputs of the ALUs.
When data reversal is enabled, the
circuitry uses a pair of LIFOs to reverse
the order of the data sent to the reverse
data path. TXFRA and TXFRB control
the LIFOs in Filters A and B respectively.
When TXFRA/TXFRB goes LOW, the
LIFO sending data to the reverse data
path becomes the LIFO receiving data
from the forward data path,andtheLIFO
receivingdatafrom the forward data
path becomes the LIFO sending data to


Ähnliche Teilenummer - LF3320

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
LOGIC Devices Incorpora...
LF3321 LODEV-LF3321 Datasheet
1Mb / 28P
   Horizontal Digital Image Filter Improved Performance
More results

Ähnliche Beschreibung - LF3320

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
LOGIC Devices Incorpora...
LF3311 LODEV-LF3311 Datasheet
947Kb / 24P
   Horizontal / Vertical Digital Image Filter
LF3310 LODEV-LF3310 Datasheet
287Kb / 21P
   Horizontal / Vertical Digital Image Filter
LF3321 LODEV-LF3321 Datasheet
1Mb / 28P
   Horizontal Digital Image Filter Improved Performance
LF3330 LODEV-LF3330 Datasheet
138Kb / 15P
   Vertical Digital Image Filter
logo
Nippon Precision Circui...
SM5835AF NPC-SM5835AF Datasheet
528Kb / 16P
   2D Digital Image Filter
logo
LOGIC Devices Incorpora...
LF3338 LODEV-LF3338 Datasheet
303Kb / 15P
   8-Bit Vertical Digital Image Filter
logo
ON Semiconductor
MT9M034 ONSEMI-MT9M034 Datasheet
1Mb / 56P
   Digital Image Sensor
Rev. G Pub. 4/15 EN
MT9M114 ONSEMI-MT9M114 Datasheet
1Mb / 66P
   Digital Image Sensor
Rev. J Pub. 4/15 EN
AS0260 ONSEMI-AS0260 Datasheet
1Mb / 83P
   Digital Image Sensor
Rev. G Pub. 5/15 EN
MT9P111 ONSEMI-MT9P111 Datasheet
1Mb / 67P
   Digital Image Sensor
Rev. G Pub. 5/15 EN
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com