VOH

VOL

CL

(see Note A)

TEST CIRCUIT

T1†

VDD

GND

RL

RL

Output

Waveform 1 (VO)

T1† at 2

VDD

(see Note C)

Output

Waveform 2 (VO)

T1† at GND

(see Note C)

tPZL

tPZH

tPLZ

tPHZ

VOL + V∆

VOH V

– ∆

VOL

VREF+0.25 V

VOH

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

VG1

VDD

DUT

VIN

VG2

VI

TEST

RL

T1†

V∆

CL

VDD

VI

tPHZ/tPZH

tPLZ/tPZL

1.8 V ± 0.1 V

1.8 V ± 0.1 V

2

VDD

GND

1 kΩ

GND

6 pF

0.125 V

Output

Control

(VIN)

(see Note B)

VO

VREF −0.25 V

VREF

VREF

1 kΩ

VDD

6 pF

0.125 V

† T1 is an external terminal.

ZO = 40 Ω

0.5 VDD

0.5 VDD

ZO = 40 Ω

50 Ω

120 Ω

ZO = 40 Ω

2

VDD

9

SN74CBTU4411

www.ti.com

SCDS192A – APRIL 2005 – REVISED FEBRUARY 2016

Product Folder Links: SN74CBTU4411

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated

7 Parameter Measurement Information

7.1 Enable and Disable Times

A.

B.

Output control applies to select (S0, S1) inputs.

C.

Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output

control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output

control.

D.

rate is 1 V/ns.

E.

The outputs are measured one at a time, with one transition per measurement.

F.

G.

Figure 2. Test Circuit and Voltage Waveforms