Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

DP83934CVUL-20 Datenblatt(PDF) 69 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Teilenummer DP83934CVUL-20
Bauteilbeschribung  MHz SONICTM-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
Download  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83934CVUL-20 Datenblatt(HTML) 69 Page - National Semiconductor (TI)

Back Button DP83934CVUL-20 Datasheet HTML 65Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 66Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 67Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 68Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 69Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 70Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 71Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 72Page - National Semiconductor (TI) DP83934CVUL-20 Datasheet HTML 73Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 104 page
background image
70 Bus Interface (Continued)
7372 Slave Cycle for BMODE e 0
The system accesses the SONIC-T by driving SAS CS
SWR and RAk50l These signals will be sampled each
bus cycle but the SONIC-T will not actually start a slave
cycle until CS has been sampled low and SAS has been
sampled high CS should not be asserted low before the
falling edge of SAS as this will cause improper slave opera-
tion CS may be asserted low however before the rising
edge of SAS In this case it is suggested that SAS be driven
high within one bus clock after the falling edge of CS Be-
tween one and two bus clocks after the assertion of CS
once SAS has been driven high SMACK will be driven low
to signify that the SONIC-T has started the slave cycle Al-
though CS is an asynchronous input meeting its setup time
(as shown in
Figures 7-21 and 7-22 ) will guarantee that
SMACK which is asserted off a falling edge will be assert-
ed 1 bus clock after the falling edge that CS was clocked in
on This is assuming that the SONIC-T is not a bus master
when CS is asserted If the SONIC-T is a bus master then
when CS is asserted the SONIC-T will complete its current
master bus cycle and get off the bus temporarily (see Sec-
tion 738) In this case SMACK will be asserted 5 bus
clocks after the falling edge that CS was clocked in on This
is assuming that there were no wait states in the current
master mode access Wait states will increase the time for
SMACK to go low by the number of wait states in the cycle
If the slave access is a read cycle
(Figure 7-21) then the
data will be driven off the same edge as SMACK Ifitisa
write cycle
(Figure 7-22) then the data will be latched in
exactly 2 bus clocks after the assertion of SMACK In either
case RDYo is driven low 25 bus clocks after SMACK to
terminate the slave cycle For a read cycle the assertion of
RDYo indicates valid register data and for a write cycle the
assertion indicates that the SONIC-T has latched the data
The SONIC-T deasserts RDYi SMACK and the data if the
cycle is a read cycle at the falling edge of SAS or the rising
edge of CS depending on which is first
Note 1
The SONIC-T transfers data only on lines Dk150l during slave
mode accesses
Note 2
For multiple register accesses CS can be held low and SAS can be
used to delimit the slave cycle (this is the only case where CS may
be asserted before SAS) In this case SMACK will be driven low
due to SAS going high since CS has already been asserted Notice
that this means SMACK will not stay asserted low during the entire
time CS is low (as is the case for MREQ Section 738)
Note 3
If memory request (MREQ) follows a chip select CS it must be
asserted at least 2 bus clocks after CS is deasserted Both CS and
MREQ must not be asserted concurrently
Note 4
When CS is deasserted it must remain deasserted for at least one
bus clock
Note 5
The way in which SMACK is asserted due to CS is not the same as
the way in which SMACK is asserted due to MREQ The assertion of
SMACK is dependent upon both CS and SAS being low not just CS
This is not the same as the case for MREQ (see Section 738) The
assertion of SMACK in these two cases should not be confused
TLF11719 – 48
FIGURE 7-21 Register Read BMODE e 0
69


Ähnliche Teilenummer - DP83934CVUL-20

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
DP83934 TI1-DP83934 Datasheet
1Mb / 106P
[Old version datasheet]   DP83934CVUL-20/25 MHz SONIC(TM)-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
logo
Pulse A Technitrol Comp...
DP83934 PULSE-DP83934 Datasheet
253Kb / 12P
   LAN DISCRETE TRANSFORMER MODULES
G003.U 2/07
More results

Ähnliche Beschreibung - DP83934CVUL-20

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
National Semiconductor ...
DP83936AVUL-20 NSC-DP83936AVUL-20 Datasheet
1Mb / 104P
   Full Duplex SONICTM-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
DP83932C-20 NSC-DP83932C-20 Datasheet
1Mb / 98P
   MHz SONICTM Systems-Oriented Network Interface Controller
DP83916 NSC-DP83916 Datasheet
1Mb / 96P
   SONICTM-16 Systems-Oriented Network Interface Controller
logo
Texas Instruments
DP83934 TI1-DP83934 Datasheet
1Mb / 106P
[Old version datasheet]   DP83934CVUL-20/25 MHz SONIC(TM)-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
logo
Winbond
W89C926 WINBOND-W89C926 Datasheet
395Kb / 48P
   PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
logo
National Semiconductor ...
DP83905 NSC-DP83905 Datasheet
1Mb / 80P
   AT Local Area Network Twisted-Pair Interface Controller
DP83902A NSC-DP83902A Datasheet
851Kb / 70P
   ST-NICTM Serial Network Interface Controller for Twisted Pair
logo
Winbond
W89C940 WINBOND-W89C940 Datasheet
353Kb / 61P
   ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE)
logo
List of Unclassifed Man...
83C694 ETC-83C694 Datasheet
204Kb / 33P
   TWISTED PAIR INTERFACE AND MACHESTER ENCODER/DECODER
logo
SMSC Corporation
83C694D SMSC-83C694D Datasheet
205Kb / 33P
   Twisted-Pair Interface and Manchester Encoder/Decoder
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com