Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SN74ACT3622 Datenblatt(PDF) 10 Page - Texas Instruments

Teilenummer SN74ACT3622
Bauteilbeschribung  256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ACT3622 Datenblatt(HTML) 10 Page - Texas Instruments

Back Button SN74ACT3622_08 Datasheet HTML 6Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 7Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 8Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 9Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 10Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 11Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 12Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 13Page - Texas Instruments SN74ACT3622_08 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 31 page
background image
SN74ACT3622
256
× 36 × 2
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SCAS247D – AUGUST 1993 – REVISED APRIL 1998
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
input-ready flags (IRA, IRB)
The IR flag of a FIFO is synchronized to the port clock that writes data to its array. When the IR flag is high, a
memory location is free in the SRAM to receive new data. No memory locations are free when the IR flag is low
and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. From the time a word is read from a FIFO,
its previous memory location is ready to be written in a minimum of two cycles of the IR flag synchronizing clock;
therefore, an IR flag is low if less than two cycles of the IR flag synchronizing clock have elapsed since the next
memory write location has been read. The second low-to-high transition on the IR flag synchronizing clock after
the read sets the IR flag high.
A low-to-high transition on an IR flag synchronizing clock begins the first synchronization cycle of a read if the
clock transition occurs at time tsk1, or greater, after the read. Otherwise, the subsequent clock cycle can be the
first synchronization cycle (see Figures 9 and 10).
almost-empty flags (AEA, AEB)
The AE flag of a FIFO is synchronized to the port clock that reads data from its array. The AE state is defined
by the contents of register X1 for AEB and register X2 for AEA. These registers are loaded with preset values
during a FIFO reset or programmed from port A (see
almost-empty flag and almost-full flag offset programming).
An AE flag is low when its FIFO contains X or fewer words and is high when its FIFO contains (X + 1) or more
words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the AE flag synchronizing clock are required after a FIFO write for its AE flag to
reflect the new level of fill; therefore, the AE flag of a FIFO containing (X + 1) or more words remains low if two
cycles of its synchronizing clock have not elapsed since the write that filled the memory to the (X + 1) level. An
AE flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills
memory to the (X + 1) level. A low-to-high transition of an AE flag synchronizing clock begins the first
synchronization cycle if it occurs at time tsk2, or greater, after the write that fills the FIFO to (X + 1) words.
Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and
12).
almost-full flags (AFA, AFB)
The AF flag of a FIFO is synchronized to the port clock that writes data to its array. The AF state is defined by
the contents of register Y1 for AFA and register Y2 for AFB. These registers are loaded with preset values during
a FIFO reset or programmed from port A (see
almost-empty flag and almost-full flag offset programming). An
AF flag is low when the number of words in its FIFO is greater than or equal to (256 – Y). An AF flag is high when
the number of words in its FIFO is less than or equal to [256 – (Y + 1)]. A data word present in the FIFO output
register has been read from memory.
Two low-to-high transitions of the AF flag synchronizing clock are required after a FIFO read for its AF flag to
reflect the new level of fill; therefore, the AF flag of a FIFO containing [256 – (Y + 1)] or fewer words remains
low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words
in memory to [256 – (Y + 1)]. An AF flag is set high by the second low-to-high transition of its synchronizing clock
after the FIFO read that reduces the number of words in memory to [256 – (Y + 1)]. A low-to-high transition of
an AF flag synchronizing clock begins the first synchronization cycle if it occurs at time tsk2, or greater, after the
read that reduces the number of words in memory to [256 – (Y + 1)]. Otherwise, the subsequent synchronizing
clock cycle can be the first synchronization cycle (see Figures 13 and 14).


Ähnliche Teilenummer - SN74ACT3622_08

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74ACT3622PCB TI-SN74ACT3622PCB Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3622PQ TI-SN74ACT3622PQ Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results

Ähnliche Beschreibung - SN74ACT3622_08

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI-SN74ABT3612 Datasheet
462Kb / 31P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI-SN74ACT3632 Datasheet
407Kb / 27P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638 TI-SN74ACT3638 Datasheet
461Kb / 30P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819A TI-SN74ABT7819A Datasheet
321Kb / 21P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI-SN54ABT7819 Datasheet
289Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7805 TI-SN74ACT7805 Datasheet
193Kb / 14P
[Old version datasheet]   256 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com