Specifications in standard type face are for T

ture Range (T

Ω,C

C

Gamma Buffer

Symbol

Parameter

Conditions

Min

(Note 5)

Typ

(Note 6)

Max

(Note 5)

Units

AV

IN

Supply Voltage

412

V

Is+

Supply Current (Amplifier +

Buffer)

Vo=AV

2.2

4

mA

I

SC

Output Short Circuit Current

Source

50

66

75

mA

Sink

40

56

65

Electrical Characteristics

Specifications in standard type face are for T

ture Range (T

Ω,C

C

PMOS Switch Logic Control

Symbol

Parameter

Conditions

Min

(Note 5)

Typ

(Note 6)

Max

(Note 5)

Units

I

DELAY

Delay Current

5.1

5.7

6.1

µA

R

DSON

PMOS Switch ON Resistance

7.3

20

Ω

I

SWO

PMOS Switch Current

Switch ON

20

mA

I

SWI

PMOS Switch Input Current

SWC = 0V, SWO Open, SWI

= 30V

32

µA

SWC = 1.7V, SWO Open,

SWI = 30V

118

V

SWC

Switch ON

1.5

1.1

V

Switch OFF

1.1

0.7

temperature, and the regulator will go into thermal shutdown.

Note 2: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to

be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 3: The human body model is a 100 pF capacitor discharged through a 1.5k

Ω resistor into each pin. The machine model is a 200pF capacitor discharged

directly into each pin.

Note 4: Vcom pin is rated for 1.5kV Human Body Model and 150V Machine Model.

Note 5: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100%

production tested or guaranteed through statistical analysis. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality

Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Note 6: Typical numbers are at 25˚C and represent the most likely norm.

Note 7: Duty cycle affects current limit due to ramp generator. Current limit is at 0% duty cycle and will decrease with higher duty cycles. See Typical Performance

Note 9: Bias current flows into FB pin.

Note 10: Refer to the graphs titled "Input Offset Voltage vs. Common Mode Voltage".

www.national.com

7