Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADS8699IRUMT Datenblatt(PDF) 36 Page - Texas Instruments |
|
ADS8699IRUMT Datenblatt(HTML) 36 Page - Texas Instruments |
36 / 73 page Device 1 Device 2 Device N Host Controller 36 ADS8691, ADS8695, ADS8699 SBAS777 – DECEMBER 2016 www.ti.com Product Folder Links: ADS8691 ADS8695 ADS8699 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Device Functional Modes (continued) 7.4.1.3 Multiple Devices: Daisy-Chain Topology A typical connection diagram showing multiple devices in a daisy-chain topology is shown in Figure 72. Figure 72. Daisy-Chain Connection Schematic The CONVST/CS and SCLK inputs of all devices are connected together and controlled by a single CONVST/CS and SCLK pin of the host controller, respectively. The SDI input pin of the first device in the chain (device 1) is connected to the SDO-x pin of the host controller, the SDO-0 output pin of device 1 is connected to the SDI input pin of device 2, and so forth. The SDO-0 output pin of the last device in the chain (device N) is connected to the SDI pin of the host controller. To operate multiple devices in a daisy-chain topology, the host controller must program the configuration registers in each device with identical values. The devices must operate with a single SDO-0 output, using the external clock with any of the legacy, SPI-compatible protocols for data read and data write operations. In the SDO_CTL_REG register, bits 7-0 must be programmed to 00h. All devices in the daisy-chain topology sample their analog input signals on the rising edge of the CONVST/CS signal and the data transfer frame starts with a falling edge of the same signal. At the launch edge of the SCLK signal, every device in the chain shifts out the MSB to the SDO-0 pin. On every SCLK capture edge, each device in the chain shifts in data received on its SDI pin as the LSB bit of the unified shift register; see Figure 69. Therefore, in a daisy-chain configuration, the host controller receives the data of device N, followed by the data of device N-1, and so forth (in MSB-first fashion). On the rising edge of the CONVST/CS signal, each device decodes the contents in its unified and takes appropriate action. For N devices connected in a daisy-chain topology, an optimal data transfer frame must contain 32 × N SCLK capture edges (see Figure 73). A shorter data transfer frame can result in an erroneous device configuration and must be avoided. For a data transfer frame with > 32 × N SCLK capture edges, the host controller must appropriately align the configuration data for each device before bringing CONVST/CS high. Note that the overall throughput of the system is proportionally reduced with the number of devices connected in a daisy-chain topology. |
Ähnliche Teilenummer - ADS8699IRUMT |
|
Ähnliche Beschreibung - ADS8699IRUMT |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |