Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADRF6820 Datenblatt(PDF) 6 Page - Analog Devices |
|
ADRF6820 Datenblatt(HTML) 6 Page - Analog Devices |
6 / 45 page ADRF6820 Data Sheet Rev. C | Page 6 of 45 DIGITAL LOGIC SPECIFICATIONS Table 4. Parameter Test Conditions/Comments Min Typ Max Unit Input Voltage High, VIH 1.4 V Input Voltage Low, VIL 0.70 V Output Voltage High, VOH IOH = −100 µA 2.3 V Output Voltage Low, VOL IOL = 100 µA 0.2 V Serial Clock Period tSCLK 38 ns Setup Time Between Data and Rising Edge of SCLK tDS 8 ns Hold Time Between Data and Rising Edge of SCLK tDH 8 ns Setup Time Between Falling Edge of CS and SCLK tS 10 ns Hold Time Between Rising Edge of CS and SCLK tH 10 ns Minimum Period SCLK in a Logic High State tHIGH 10 ns Minimum Period SCLK in a Logic Low State tLOW 10 ns Maximum Time Delay Between Falling Edge of SCLK and Output Data Valid for a Read Operation tACCESS 231 ns Maximum Time Delay Between CS Deactivation and SDIO Bus Return to High Impedance tZ 5 ns Timing Diagram tS tDS tDH tHIGH tLOW tSCLK tH DON'T CARE DON'T CARE A5 A4 A3 A2 A1 A0 D15 D14 D13 D3 D2 D1 D0 DON'T CARE DON'T CARE SCLK SDIO R/W tZ tACCESS A6 CS Figure 2. Setup and Hold Timing Measurements |
Ähnliche Teilenummer - ADRF6820 |
|
Ähnliche Beschreibung - ADRF6820 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |