Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

TP11368V Datenblatt(PDF) 8 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Teilenummer TP11368V
Bauteilbeschribung  Octal Adaptive Differential PCM Processor
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP11368V Datenblatt(HTML) 8 Page - National Semiconductor (TI)

Back Button TP11368V Datasheet HTML 4Page - National Semiconductor (TI) TP11368V Datasheet HTML 5Page - National Semiconductor (TI) TP11368V Datasheet HTML 6Page - National Semiconductor (TI) TP11368V Datasheet HTML 7Page - National Semiconductor (TI) TP11368V Datasheet HTML 8Page - National Semiconductor (TI) TP11368V Datasheet HTML 9Page - National Semiconductor (TI) TP11368V Datasheet HTML 10Page - National Semiconductor (TI) TP11368V Datasheet HTML 11Page - National Semiconductor (TI) TP11368V Datasheet HTML 12Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
Functional Description (Continued)
the falling edge of CE are latched in. In
Table 3, the last input
bit prior to to the CE falling edge is the LSB of the ADPCM
data word.
Note that the serial input data is referenced to the falling
edge of CE while the serial output data is referenced to the
rising edge of CE.
Table 4 shows the transfer order of the ADPCM output data.
In the case where there are more ASCK clocks than the AD-
PCM data, the ADPCM output will recirculate.
For example, if the 32 kbps mode is selected, and eight low
pulses of ASCK exist within the CE high pulse, the following
ADPCM encoded data D3-D2-D1-D0-D3-D2-D1-D0 will ap-
pear at the TSO output (
Table 5).
TABLE 3. Transfer Order of ADPCM Input Data (RSI). The Last Bit Prior[to] the Falling Edge of CE is the LSB of the
ADPCM Data
QSEL1
QSEL0
Mode
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
0
0
32 kbps
x
D3
D2
D1
D0
0
1
24 kbps
x
D2
D1
D0
x
1
0
16 kbps
x
D1
D0
x
x
1
1
40 kbps
D4
D3
D2
D1
D0
(MSB)
(LSB)
Note 1: x = Don’t Care state
TABLE 4. Transfer Order of ADPCM Output Data (TSO) with 4 ASCK Rising Edgesile CE is High (the First Bit is the
MSB Data Bit following the Rising Edge of CE)
QSEL1
QSEL0
Mode
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
0
0
32 kbps
D3
D2
D1
D0
D3
0
1
24 kbps
D2
D1
D0
x
D2
1
0
16 kbps
D1
D0
x
x
D1
1
1
40 kbps
D4
D3
D2
D1
D0
(MSB)
(LSB)
Note 2: x = unknown (but defined) state
TABLE 5. Transfer Order of ADPCM Output Data (TSO)th 7 Rising Edges (7 Low Pulses) while CE is High
QSEL1
QSEL0
Mode
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
0
0
32 kbps
D3
D2
D1
D0
D3
D2
D1
D0
0
1
24 kbps
D2
D1
D0
x
D2
D1
D0
x
1
0
16 kbps
D1
D0
x
x
D1
D0
x
x
1
1
40 kbps
D4
D3
D2
D1
D0
D4
D3
D2
Note 3: x = unknown (but defined) state
SINGLE-CHANNEL INITIALIZATION AND
ALL-CHANNEL RESET
The TP11368 ADPCM processor can be initialized on a
per-channel basis via the use of INIT or on an all-channel ba-
sis via the use of RSTB. In both cases, the internal ADPCM
variables are initialized to the default values as suggested by
the ITU G.726 recommendation.
An individual channel can be initialized to the desired con-
figuration by setting the corresponding data variables PCM1,
EN, QSEL(0,1) and by asserting the INIT pin high. The con-
figuration data and INIT signal are strobed at the falling edge
of CE. For an initialization cycle, the period of CE must be 45
master clock (CLK) cycles. The transcoder is then ready to
process the next channel.
The active low RSTB signal is used for a “warm” reset as
well as for facilitating device testing. The initialization of the
internal memory takes 726 CLK cycles after the RSTB goes
inactive (logic “1”). The first transition of CE is allowed six
CLK cycles after RSTB goes inactive. It is recommended
that CE be kept low during the initialization phase.The rec-
ommended values for ASCK and PSCK during initialization
are logic “1”, and that for TSI and RSI logic “0”. Any data (TSI
and RSI) applied during the initialization phase will be lost,
however, they won’t affect the proper initialization process.
The minimum low time of RSTB is 2 CLK cycles.
The chip resumes operation on the first negative edge of CE
after the completion of the initialization.
POWER-ON-RESET
The on-chip Power-On-Reset macro is activated when exter-
nal power is first applied to the device. It has the same func-
tion as the external RSTB pin which initializes all channels to
the default values defined in the ITU Recommendation
G.726. At power up, the outputs TSO and RSO are in
TRI-STATE mode. This “cold” reset process is asynchronous
and takes approximately 2000 CLK cycles for the initializa-
tion.
www.national.com
8


Ähnliche Teilenummer - TP11368V

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
TP11368V/NOPB TI1-TP11368V/NOPB Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
More results

Ähnliche Beschreibung - TP11368V

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
TP11368 TI1-TP11368_11 Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
logo
National Semiconductor ...
TP11362A NSC-TP11362A Datasheet
442Kb / 16P
   Quad Adaptive Differential PCM Processor
logo
Integrated Device Techn...
IDT821068 IDT-IDT821068 Datasheet
589Kb / 45P
   OCTAL PROGRAMMABLE PCM CODEC
IDT82V1068 IDT-IDT82V1068 Datasheet
539Kb / 56P
   OCTAL PROGRAMMABLE PCM CODEC
logo
OKI electronic componet...
MSM7731-01 OKI-MSM7731-01 Datasheet
247Kb / 43P
   Multifunction PCM CODEC (Voice Signal Processor)
logo
Texas Instruments
LM339X2 TI1-LM339X2 Datasheet
84Kb / 4P
[Old version datasheet]   OCTAL DIFFERENTIAL COMPARATOR
logo
Ultralife Corporation.
UBP103450 ULTRALIFE-UBP103450 Datasheet
466Kb / 2P
   PCM
Rev: L
logo
Sanyo Semicon Device
LA7451M SANYO-LA7451M Datasheet
190Kb / 11P
   Two-Channel, Noise Reduction Processor for 8-mm VCR PCM
logo
Integrated Circuit Syst...
ICS94241 ICST-ICS94241 Datasheet
141Kb / 16P
   Programmable TCH??for Differential PIII??Processor
logo
Maxim Integrated Produc...
MAX9924 MAXIM-MAX9924_09 Datasheet
527Kb / 23P
   Variable Reluctance Sensor Interfaces with Differential Input and Adaptive Peak Threshold
Rev 2; 3/09
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com