 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
TSC2007IPWRG4 Datenblatt(PDF) 7 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
TSC2007IPWRG4 Datenblatt(HTML) 7 Page - Texas Instruments |
|
|
7 / 41 page  TIMING REQUIREMENTS: I 2C Fast Mode (SCL = 400kHz) TSC2007 www.ti.com...................................................................................................................................................... SBAS405A – MARCH 2007 – REVISED MARCH 2009 All specifications typical at –40°C to +85°C, VDD = 1.6V, unless otherwise noted. 2-WIRE FAST MODE PARAMETERS TEST CONDITIONS MIN TYP MAX UNIT SCL clock frequency fSCL 0 400 kHz Bus free time between a STOP and START condition tBUF 1.3 µs Hold time (repeated) START condition tHD, STA 0.6 µs Low period of SCL clock tLOW 1.3 µs High period of the SCL clock tHIGH 0.6 µs Setup time for a repeated START condition tSU, STA 0.6 µs Data hold time tHD, DAT 0 0.9 µs Data setup time tSU, DAT 100 ns Rise time for both SDA and SCL signals (receiving) tR Cb = total bus capacitance 20+0.1×Cb 300 ns Fall time for both SDA and SCL signals (receiving) tF Cb = total bus capacitance 20+0.1×Cb 300 ns Fall time for both SDA and SCL signals (transmitting) tF Cb = total bus capacitance 20+0.1×Cb 250 ns Setup time for STOP condition tSU, STO 0.6 µs Capacitive load for each bus line Cb Cb = total capacitance of one bus line in pF 400 pF 8 bits 40 SCL + 127 CCLK, VDD = 1.8V 134.7 µs Cycle time 12 bits 49 SCL + 148 CCLK, VDD = 1.8V 203.4 µs 8 bits VDD = 1.8V 7.42 kSPS Effective throughput 12 bits VDD = 1.8V 4.92 kSPS 8 bits VDD = 1.8V 51.97 kHz Equivalent rate = effective throughput × 7 12 bits VDD = 1.8V 34.42 kHz TIMING REQUIREMENTS: I 2C High-Speed Mode (SCL = 1.7MHz) All specifications typical at –40°C to +85°C, VDD = 1.6V, unless otherwise noted. 2-WIRE HIGH-SPEED MODE PARAMETERS TEST CONDITIONS MIN TYP MAX UNIT SCL clock frequency fSCL 0 1.7 MHz Hold time (repeated) START condition tHD, STA 160 ns Low period of SCL clock tLOW 320 ns High period of the SCL clock tHIGH 120 ns Setup time for a repeated START condition tSU, STA 160 ns Data hold time tHD, DAT 0 150 ns Data setup time tSU, DAT 10 ns Rise time for SCL signal (receiving) tR Cb = total bus capacitance 20 80 ns Rise time for SDA signal (receiving) tR Cb = total bus capacitance 20 160 ns Fall time for SCL signal (receiving) tF Cb = total bus capacitance 20 80 ns Fall time for SDA signal (receiving) tF Cb = total bus capacitance 20 160 ns Fall time for both SDA and SCL signals (transmitting) tF Cb = total bus capacitance 20 160 ns Setup time for STOP condition tSU, STO 160 ns Capacitive load for each bus line Cb Cb = total capacitance of one bus line in pF 400 pF 8 bits 40 SCL + 127 CCLK, VDD = 1.8V 58.2 µs Cycle time 12 bits 49 SCL + 148 CCLK, VDD = 1.8V 109.7 µs 8 bits VDD = 1.8V 17.17 kSPS Effective throughput 12 bits VDD = 1.8V 9.12 kSPS 8 bits VDD = 1.8V 120.22 kHz Equivalent rate = effective throughput × 7 12 bits VDD = 1.8V 63.81 kHz Copyright © 2007–2009, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Link(s): TSC2007 |
Ähnliche Teilenummer - TSC2007IPWRG4 |
|
Ähnliche Beschreibung - TSC2007IPWRG4 |
|
|
Link URL |
| Privatsphäre und Datenschutz |
| ALLDATASHEETDE.COM |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
