Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

FDC37C672TQFP Datenblatt(PDF) 7 Page - SMSC Corporation

Teilenummer FDC37C672TQFP
Bauteilbeschribung  ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Download  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37C672TQFP Datenblatt(HTML) 7 Page - SMSC Corporation

Back Button FDC37C672TQFP Datasheet HTML 3Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 4Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 5Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 6Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 7Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 8Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 9Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 10Page - SMSC Corporation FDC37C672TQFP Datasheet HTML 11Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 173 page
background image
Enhanced Super I/O Controller with Fast IR
Datasheet
SMSC FDC37C672
Page 7
Rev. 10-29-03
PRELIMINARY DATASHEET
Figure 21.7 - Reset Timing.........................................................................................................................................151
Figure 21.8 - DMA Timing (Single Transfer Mode).....................................................................................................152
Figure 21.9 - DMA Timing (Burst Transfer Mode) ......................................................................................................153
Figure 21.10 - Disk Drive Timing (At Mode Only).......................................................................................................154
Figure 21.11 - Serial Port Timing ...............................................................................................................................155
Figure 21.12 - Parallel Port Timing.............................................................................................................................156
Figure 21.13 - EPP 1.9 Data or Address Write Cycle.................................................................................................157
Figure 21.14 - EPP 1.9 Data or Address Read Cycle ................................................................................................159
Figure 21.15 - EPP 1.7 Data or Address Write Cycle.................................................................................................161
Figure 21.16 - EPP 1.7 Data or Address Read Cycle ................................................................................................163
Figure 22.1 - Parallel Port FIFO Timing.......................................................................................................................165
Figure 22.2 - ECP Parallel Port Forward Timing..........................................................................................................166
Figure 22.3 - ECP Parallel Port Reverse Timing .........................................................................................................167
Figure 22.4 - IrDA Receive Timing .............................................................................................................................168
Figure 22.5 - IrDA Transmit Timing ............................................................................................................................169
Figure 22.6 - Amplitude Shift Keyed IR Receive Timing ............................................................................................170
Figure 22.7 - Amplitude Shift Keyed IR Transmit Timing ...........................................................................................171
Figure 23.1 - 100 Pin QFP Package Outline and Parameters .....................................................................................172
Figure 23.2 - 100 Pin TQFP Package Outline, 14X14X1.4 Body, 2 MM Footprint .......................................................173
List of Tables
Table 5.1 - Super I/O Block Addresses .........................................................................................................................17
Table 6.1 - Status, Data and Control Registers .............................................................................................................18
Table 6.2 - Drive Activation Values ...............................................................................................................................24
Table 6.3 - Tape Select Bits..........................................................................................................................................24
Table 6.4 - Internal 2 Drive Decode - Normal ................................................................................................................24
Table 6.5 - Internal 2 Drive Decode - Drives 0 and 1 Swapped .....................................................................................25
Table 6.6 - Media ID1...................................................................................................................................................26
Table 6.7 - Media ID0...................................................................................................................................................26
Table 6.8 - Drive Type ID..............................................................................................................................................26
Table 6.9 - Precompensation Delays ............................................................................................................................27
Table 6.10 - Data Rates ...............................................................................................................................................28
Table 6.11 - DRVDEN Mapping....................................................................................................................................28
Table 6.12 - Default Precompensation Delays ..............................................................................................................28
Table 6.14 - FIFO Service Delay ....................................................................................................................................30
Table 6.15 - Status Register 0 ......................................................................................................................................34
Table 6.16 - Status Register 1 ......................................................................................................................................34
Table 6.17 - Status Register 2 ......................................................................................................................................35
Table 6.18 - Status Register 3 ......................................................................................................................................35
Table 7.1 - Description of Command Symbols ..............................................................................................................40
Table 8.1 - Sector Sizes ...............................................................................................................................................50
Table 8.2 - Effects of MT and N Bits .............................................................................................................................50
Table 8.3 - Skip Bit vs Read Data Command................................................................................................................51
Table 8.4 - Skip Bit vs. Read Deleted Data Command ..................................................................................................51
Table 8.5 - Result Phase Table.....................................................................................................................................52
Table 8.6 - Verify Command Result Phase Table..........................................................................................................53
Table 8.7 - Format Fields..............................................................................................................................................54
Table 8.8 - Typical Values for Formatting......................................................................................................................55
Table 8.9 - Interrupt Identification..................................................................................................................................57
Table 8.10 - Drive Control Delays (ms) .........................................................................................................................58
Table 8.11 - Effects of WGATE and GAP Bits...............................................................................................................61
Table 9.1 - Addressing the Serial Port...........................................................................................................................63
Table 9.2 - Interrupt Control Table ................................................................................................................................67
Table 9.3 - Baud Rates Using 1.8462 MHz Clock for <= 38.4K; Using 1.8432MHz Clock for 115.2k; Using 3.6864MHz
Clock for 230.4k; Using 7.3728 MHz Clock for 460.8k..........................................................................................73
Table 9.4 - Reset Function Table..................................................................................................................................74
Table 9.5 - Register Summary for an Individual UART Channel ..................................................................................75
Table 11.1 - DRVDEN1 MUXING.................................................................................................................................79


Ähnliche Teilenummer - FDC37C672TQFP

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
SMSC Corporation
FDC37C67X SMSC-FDC37C67X Datasheet
546Kb / 194P
   ENHANCED SUPER I/O CONTROLLER WITH FAST IR
logo
List of Unclassifed Man...
FDC37C67X ETC1-FDC37C67X Datasheet
531Kb / 194P
   Enhanced Super I/O Controller with Fast IR
More results

Ähnliche Beschreibung - FDC37C672TQFP

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
SMSC Corporation
37C67X SMSC-37C67X Datasheet
546Kb / 194P
   ENHANCED SUPER I/O CONTROLLER WITH FAST IR
logo
List of Unclassifed Man...
FDC37C67X ETC1-FDC37C67X Datasheet
531Kb / 194P
   Enhanced Super I/O Controller with Fast IR
logo
SMSC Corporation
LPC47M112 SMSC-LPC47M112 Datasheet
1Mb / 208P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
LPC47M112-MC SMSC-LPC47M112-MC Datasheet
1Mb / 193P
   ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
37M602 SMSC-37M602 Datasheet
650Kb / 182P
   ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT
logo
List of Unclassifed Man...
FDC37M70X ETC-FDC37M70X Datasheet
597Kb / 194P
   Enhanced Super I/O Controller with Wake-Up
logo
SMSC Corporation
LPC47M112 SMSC-LPC47M112_07 Datasheet
1Mb / 204P
   Enhanced Super I/O Controller with LPC Interface
FDC37B78X SMSC-FDC37B78X Datasheet
1Mb / 258P
   Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
37B77X SMSC-37B77X Datasheet
573Kb / 196P
   ENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37B727-NS SMSC-FDC37B727-NS Datasheet
822Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com