Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

FIN1216MTD Datenblatt(PDF) 7 Page - Fairchild Semiconductor

Teilenummer FIN1216MTD
Bauteilbeschribung  LVDS 21-Bit Serializers/De-Serializers
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FIN1216MTD Datenblatt(HTML) 7 Page - Fairchild Semiconductor

Back Button FIN1216MTD Datasheet HTML 3Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 4Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 5Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 6Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 7Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 8Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 9Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 10Page - Fairchild Semiconductor FIN1216MTD Datasheet HTML 11Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
7
www.fairchildsemi.com
Transmitter AC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified.
Note 12: Outputs of all transmitters stay in 3-STATE until power reaches 2V. Both clock and data output begins to toggle 10ms after VCC reaches 3V and
Power-Down pin is above 1.5V.
Note 13: This output data pulse position works for both transmitter with 21 TTL inputs except the LVDS output bit mapping difference (see Figure 15). Figure
16 shows the skew between the first data bit and clock output. Also 2-bit cycle delay is guaranteed when the MSB is output from transmitter.
Note 14: This jitter specification is based on the assumption that PLL has a ref clock with cycle-to-cycle input jitter less than 2ns.
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
tTCP
Transmit Clock Period
See Figure 6
11.76
T
50.0
ns
tTCH
Transmit Clock (TxCLKIn) HIGH Time
0.35
0.5
0.65
T
tTCL
Transmit Clock Low Time
0.35
0.5
0.65
T
tCLKT
TxCLKIn Transition Time (Rising and Failing)
(10% to 90%) See Figure 7
1.0
6.0
ns
tJIT
TxCLKIn Cycle-to-Cycle Jitter
3.0
ns
tXIT
TxIn Transition Time
1.5
6.0
ns
LVDS Transmitter Timing Characteristics
tTLH
Differential Output Rise Time (20% to 80%)
See Figure 4
0.75
1.5
ns
tTHL
Differential Output Fall Time (80% to 20%)
0.75
1.5
ns
tSTC
TxIn Setup to TxCLNIn
See Figure 6
2.5
ns
tHTC
TxIn Holds to TCLKIn
(f
= 85 MHz) (FIN1217 only)
0
ns
tTPDD
Transmitter Power-Down Delay
See Figure 13, (Note 12)
100
ns
tTCCD
Transmitter Clock Input to Clock Output Delay
See Figure 9
5.5
ns
Transmitter Clock Input to Clock Output Delay
(TA = 25°C and with VCC = 3.3V)
2.8
6.8
Transmitter Output Data Jitter (f
= 40 MHz) (Note 13)
tTPPB0
Transmitter Output Pulse Position of Bit 0
See Figure 16
−0.25
0
0.25
ns
tTPPB1
Transmitter Output Pulse Position of Bit 1
a
−0.25aa+0.25
ns
tTPPB2
Transmitter Output Pulse Position of Bit 2
a
=
12a
−0.25
2a
2a
+0.25
ns
tTPPB3
Transmitter Output Pulse Position of Bit 3
f x 7
3a
−0.25
3a
3a
+0.25
ns
tTPPB4
Transmitter Output Pulse Position of Bit 4
4a
−0.25
4a
4a
+0.25
ns
tTPPB5
Transmitter Output Pulse Position of Bit 5
5a
−0.25
5a
5a
+0.25
ns
tTPPB6
Transmitter Output Pulse Position of Bit 6
6a
−0.25
6a
6a
+0.25
ns
Transmitter Output Data Jitter (f
= 65 MHz) (Note 13)
tTPPB0
Transmitter Output Pulse Position of Bit 0
See Figure 16
−0.2
0
0.2
ns
tTPPB1
Transmitter Output Pulse Position of Bit 1
a
−0.2
a
a
+0.2
ns
tTPPB2
Transmitter Output Pulse Position of Bit 2
a
=
12a
−0.2
2a
2a
+0.2
ns
tTPPB3
Transmitter Output Pulse Position of Bit 3
f x 7
3a
−0.2
3a
3a
+0.2
ns
tTPPB4
Transmitter Output Pulse Position of Bit 4
4a
−0.2
4a
4a
+0.2
ns
tTPPB5
Transmitter Output Pulse Position of Bit 5
5a
−0.2
5a
5a
+0.2
ns
tTPPB6
Transmitter Output Pulse Position of Bit 6
6a
−0.2
6a
6a
+0.2
ns
Transmitter Output Data Jitter (f
= 85 MHz) (FIN1217 only) (Note 13)
tTPPB0
Transmitter Output Pulse Position of Bit 0
See Figure 16
−0.2
0
0.2
ns
tTPPB1
Transmitter Output Pulse Position of Bit 1
a
−0.2
a
a
+0.2
ns
tTPPB2
Transmitter Output Pulse Position of Bit 2
a
=
12a
−0.2
2a
2a
+0.2
ns
tTPPB3
Transmitter Output Pulse Position of Bit 3
f x 7
3a
−0.2
3a
3a
+0.2
ns
tTPPB4
Transmitter Output Pulse Position of Bit 4
4a
−0.2
4a
4a
+0.2
ns
tTPPB5
Transmitter Output Pulse Position of Bit 5
5a
−0.2
5a
5a
+0.2
ns
tTPPB6
Transmitter Output Pulse Position of Bit 6
6a
−0.2
6a
6a
+0.2
ns
tJCC
FIN1217 Transmitter Clock Out Jitter
f
= 40 MHz
350
370
ps
(Cycle-to-Cycle)
f
= 65 MHz
210
230
See Figure 19
f
= 85 MHz (FIN1217 only)
110
150
tTPLLS
Transmitter Phase Lock Loop Set Time (Note 14)
See Figure 11, (Note 13)
10.0
ms


Ähnliche Teilenummer - FIN1216MTD

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Fairchild Semiconductor
FIN1216MTD FAIRCHILD-FIN1216MTD Datasheet
455Kb / 17P
   LVDS 21-Bit Serializers/De-Serializers
FIN1216MTDX FAIRCHILD-FIN1216MTDX Datasheet
702Kb / 20P
   LVDS 21-Bit Serializers / De-Serializers
logo
ON Semiconductor
FIN1216MTDX ONSEMI-FIN1216MTDX Datasheet
757Kb / 22P
   LVDS 21-Bit Serializers / De-Serializers
Sep 2009 Rev. 1.0.3
logo
Fairchild Semiconductor
FIN1216MTDX_NL FAIRCHILD-FIN1216MTDX_NL Datasheet
455Kb / 17P
   LVDS 21-Bit Serializers/De-Serializers
More results

Ähnliche Beschreibung - FIN1216MTD

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Fairchild Semiconductor
FIN1215MTDX FAIRCHILD-FIN1215MTDX Datasheet
702Kb / 20P
   LVDS 21-Bit Serializers / De-Serializers
logo
ON Semiconductor
FIN1215 ONSEMI-FIN1215 Datasheet
757Kb / 22P
   LVDS 21-Bit Serializers / De-Serializers
Sep 2009 Rev. 1.0.3
logo
Fairchild Semiconductor
FIN1217 FAIRCHILD-FIN1217_05 Datasheet
455Kb / 17P
   LVDS 21-Bit Serializers/De-Serializers
logo
Maxim Integrated Produc...
MAX9205 MAXIM-MAX9205_10 Datasheet
320Kb / 13P
   10-Bit Bus LVDS Serializers
Rev 1; 11/10
MAX9205 MAXIM-MAX9205 Datasheet
180Kb / 13P
   10-Bit Bus LVDS Serializers
Rev 0; 5/01
MAX9209_0710 MAXIM-MAX9209_0710 Datasheet
321Kb / 21P
   Programmable DC-Balanced 21-Bit Serializers
Rev 4; 10/07
MAX9205 MAXIM-MAX9205_14 Datasheet
175Kb / 13P
   10-Bit Bus LVDS Serializers
Rev 2; 10/12
MAX9209 MAXIM-MAX9209 Datasheet
477Kb / 20P
   Programmable DC-Balanced 21-Bit Serializers
Rev 2; 2/04
MAX9209 MAXIM-MAX9209_07 Datasheet
319Kb / 20P
   Programmable DC-Balanced 21-Bit Serializers
Rev 3; 6/07
MAX9209 MAXIM-MAX9209_12 Datasheet
597Kb / 18P
   Programmable DC-Balanced 21-Bit Serializers
Rev 5; 3/12
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com