Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

KM718V089 Datenblatt(PDF) 7 Page - Samsung semiconductor

Teilenummer KM718V089
Bauteilbeschribung  512Kx36 & 1Mx18 Synchronous SRAM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SAMSUNG [Samsung semiconductor]
Direct Link  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM718V089 Datenblatt(HTML) 7 Page - Samsung semiconductor

Back Button KM718V089 Datasheet HTML 3Page - Samsung semiconductor KM718V089 Datasheet HTML 4Page - Samsung semiconductor KM718V089 Datasheet HTML 5Page - Samsung semiconductor KM718V089 Datasheet HTML 6Page - Samsung semiconductor KM718V089 Datasheet HTML 7Page - Samsung semiconductor KM718V089 Datasheet HTML 8Page - Samsung semiconductor KM718V089 Datasheet HTML 9Page - Samsung semiconductor KM718V089 Datasheet HTML 10Page - Samsung semiconductor KM718V089 Datasheet HTML 11Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
512Kx36 & 1Mx18 Synchronous SRAM
- 7 -
Rev 1.0
December 1999
KM718V089
KM736V989
FUNCTION DESCRIPTION
The KM736V989 and KM718V089 are synchronous SRAM designed to support the burst address accessing sequence of the Power
PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and dura-
tion of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.
The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with
ADV.
When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ
returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.
Read cycles are initiated with ADSP(regardless of WEx and ADSC)using the new external address clocked into the on-chip address
register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read oper-
ation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are car-
ried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output
pins. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the subsequent clock edges. The address
increases internally for the next access of the burst when WEx are sampled High and ADV is sampled low. And ADSP is blocked to
control signals by disabling CS1.
All byte write is done by GW(regaedless of BW and WEx.), and each byte write is performed by the combination of BW and WEx
when GW is high.
Write cycles are performed by disabling the output buffers with OE and asserting WEx. WEx are ignored on the clock edge that sam-
ples ADSP low, but are sampled on the subsequent clock edges. The output buffers are disabled when WEx are sampled
Low(regaedless of OE). Data is clocked into the data input register when WEx sampled Low. The address increases internally to the
next address of burst, if both WEx and ADV are sampled Low. Individual byte write cycles are performed by any one or more byte
write enable signals(WEa, WEb, WEc or WEd) sampled low. The WEa control DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7
and DQPb, WEc controls DQc0 ~ DQc7 and DQPc, and WEd control DQd0 ~ DQd7 and DQPd. Read or write cycle may also be initi-
ated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP as are follows;
ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high).
Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external
address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state
of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is
selected.
BURST SEQUENCE TABLE
(Interleaved Burst)
LBO PIN
HIGH
Case 1
Case 2
Case 3
Case 4
A1
A0
A1
A0
A1
A0
A1
A0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
0
1
1
1
0
1
0
1
1
0
0
0
1
0
1
1
1
0
0
1
0
1
0
BQ TABLE
(Linear Burst)
Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed
.
LBO PIN
LOW
Case 1
Case 2
Case 3
Case 4
A1
A0
A1
A0
A1
A0
A1
A0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
1
1
0
1
0
1
0
1
1
0
0
0
1
0
1
1
0
0
1
1
0
1
0
ASYNCHRONOUS TRUTH TABLE
Operation
ZZ
OE
I/O STATUS
Sleep Mode
H
X
High-Z
Read
L
L
DQ
L
H
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
Notes
1. X means "Don
t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be
disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does
not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.


Ähnliche Teilenummer - KM718V089

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Samsung semiconductor
KM718V887 SAMSUNG-KM718V887 Datasheet
470Kb / 16P
   256Kx18 Synchronous SRAM
KM718V987 SAMSUNG-KM718V987 Datasheet
574Kb / 21P
   256Kx36 & 512Kx18 Synchronous SRAM
More results

Ähnliche Beschreibung - KM718V089

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Samsung semiconductor
K7B163625A SAMSUNG-K7B163625A Datasheet
263Kb / 19P
   512Kx36 & 1Mx18 Synchronous SRAM
K7B163635B SAMSUNG-K7B163635B Datasheet
442Kb / 20P
   512Kx36 & 1Mx18 Synchronous SRAM
K7A163630B SAMSUNG-K7A163630B Datasheet
419Kb / 19P
   512Kx36 & 1Mx18 Synchronous SRAM
K7P163666A SAMSUNG-K7P163666A Datasheet
321Kb / 14P
   512Kx36 AND 1Mx18 Synchronous Pipelined SRAM
K7D163674B SAMSUNG-K7D163674B Datasheet
445Kb / 16P
   512Kx36 & 1Mx18 SRAM
K7Q163664B SAMSUNG-K7Q163664B_10 Datasheet
635Kb / 17P
   512Kx36 & 1Mx18 QDRTM b4 SRAM
K7Q163662B SAMSUNG-K7Q163662B Datasheet
337Kb / 17P
   512Kx36 & 1Mx18 QDRTM b2 SRAM
K7Q161882 SAMSUNG-K7Q161882 Datasheet
503Kb / 17P
   512Kx36 & 1Mx18 QDR b2 SRAM
K7I163684B SAMSUNG-K7I163684B Datasheet
422Kb / 18P
   512Kx36 & 1Mx18 DDRII CIO b4 SRAM
K7R163684B SAMSUNG-K7R163684B Datasheet
418Kb / 18P
   512Kx36 & 1Mx18 QDR II b4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com